mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-01 15:11:24 +00:00
0e6a052331
to MCRegisterInfo. Also initialize the mapping at construction time. This patch eliminate TargetRegisterInfo from TargetAsmInfo. It's another step towards fixing the layering violation. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@135424 91177308-0d34-0410-b5e6-96231b3b80d8
81 lines
2.5 KiB
C++
81 lines
2.5 KiB
C++
//===- XCoreRegisterInfo.h - XCore Register Information Impl ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the XCore implementation of the MRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef XCOREREGISTERINFO_H
|
|
#define XCOREREGISTERINFO_H
|
|
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "XCoreGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class TargetInstrInfo;
|
|
|
|
struct XCoreRegisterInfo : public XCoreGenRegisterInfo {
|
|
private:
|
|
const TargetInstrInfo &TII;
|
|
|
|
void loadConstant(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I,
|
|
unsigned DstReg, int64_t Value, DebugLoc dl) const;
|
|
|
|
void storeToStack(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I,
|
|
unsigned SrcReg, int Offset, DebugLoc dl) const;
|
|
|
|
void loadFromStack(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I,
|
|
unsigned DstReg, int Offset, DebugLoc dl) const;
|
|
|
|
public:
|
|
XCoreRegisterInfo(const TargetInstrInfo &tii);
|
|
|
|
/// Code Generation virtual methods...
|
|
|
|
const unsigned *getCalleeSavedRegs(const MachineFunction *MF = 0) const;
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const;
|
|
|
|
bool useFPForScavengingIndex(const MachineFunction &MF) const;
|
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const;
|
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
int SPAdj, RegScavenger *RS = NULL) const;
|
|
|
|
// Debug information queries.
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
|
|
|
//! Return the array of argument passing registers
|
|
/*!
|
|
\note The size of this array is returned by getArgRegsSize().
|
|
*/
|
|
static const unsigned *getArgRegs(const MachineFunction *MF = 0);
|
|
|
|
//! Return the size of the argument passing register array
|
|
static unsigned getNumArgRegs(const MachineFunction *MF = 0);
|
|
|
|
//! Return whether to emit frame moves
|
|
static bool needsFrameMoves(const MachineFunction &MF);
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|