1
0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-28 21:38:44 +00:00
Jim Grosbach 4a6d735105 Teach TableGen to pre-calculate register enum values when creating the
CodeGenRegister entries. Use this information to more intelligently build
the literal register entires in the DAGISel matcher table. Specifically,
use a single-byte OPC_EmitRegister entry for registers with a value of
less than 256 and OPC_EmitRegister2 entry for registers with a larger value.

rdar://9066491



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127456 91177308-0d34-0410-b5e6-96231b3b80d8
2011-03-11 02:19:02 +00:00
..
2010-11-29 18:16:10 +00:00
2011-03-08 08:34:49 +00:00
2011-01-31 21:16:37 +00:00
2010-08-29 14:50:21 +00:00
2010-08-04 16:11:24 +00:00
2010-10-02 18:49:27 +00:00