mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
  sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			49 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			49 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; RUN: llc -mcpu=pwr7 < %s | FileCheck %s
 | 
						|
target datalayout = "E-m:e-i64:64-n32:64"
 | 
						|
target triple = "powerpc64-unknown-linux-gnu"
 | 
						|
 | 
						|
define i32 @test1() #0 {
 | 
						|
entry:
 | 
						|
  %conv67.reload = load i32, i32* undef
 | 
						|
  %const = bitcast i32 65535 to i32
 | 
						|
  br label %next
 | 
						|
 | 
						|
next:
 | 
						|
  %shl161 = shl nuw nsw i32 %conv67.reload, 15
 | 
						|
  %0 = load i8, i8* undef, align 1
 | 
						|
  %conv169 = zext i8 %0 to i32
 | 
						|
  %shl170 = shl nuw nsw i32 %conv169, 7
 | 
						|
  %const_mat = add i32 %const, -32767
 | 
						|
  %shl161.masked = and i32 %shl161, %const_mat
 | 
						|
  %conv174 = or i32 %shl170, %shl161.masked
 | 
						|
  ret i32 %conv174
 | 
						|
 | 
						|
; CHECK-LABEL: @test1
 | 
						|
; CHECK-NOT: rlwimi 3, {{[0-9]+}}, 15, 0, 16
 | 
						|
; CHECK: blr
 | 
						|
}
 | 
						|
 | 
						|
define i32 @test2() #0 {
 | 
						|
entry:
 | 
						|
  %conv67.reload = load i32, i32* undef
 | 
						|
  %const = bitcast i32 65535 to i32
 | 
						|
  br label %next
 | 
						|
 | 
						|
next:
 | 
						|
  %shl161 = shl nuw nsw i32 %conv67.reload, 15
 | 
						|
  %0 = load i8, i8* undef, align 1
 | 
						|
  %conv169 = zext i8 %0 to i32
 | 
						|
  %shl170 = shl nuw nsw i32 %conv169, 7
 | 
						|
  %shl161.masked = and i32 %shl161, 32768
 | 
						|
  %conv174 = or i32 %shl170, %shl161.masked
 | 
						|
  ret i32 %conv174
 | 
						|
 | 
						|
; CHECK-LABEL: @test2
 | 
						|
; CHECK: slwi 3, {{[0-9]+}}, 7
 | 
						|
; CHECK: rlwimi 3, {{[0-9]+}}, 15, 16, 16
 | 
						|
; CHECK: blr
 | 
						|
}
 | 
						|
 | 
						|
attributes #0 = { nounwind }
 | 
						|
 |