mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@207654 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			113 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			113 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
| //===-- AMDGPUSubtarget.cpp - AMDGPU Subtarget Information ----------------===//
 | |
| //
 | |
| //                     The LLVM Compiler Infrastructure
 | |
| //
 | |
| // This file is distributed under the University of Illinois Open Source
 | |
| // License. See LICENSE.TXT for details.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| //
 | |
| /// \file
 | |
| /// \brief Implements the AMDGPU specific subclass of TargetSubtarget.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| 
 | |
| #include "AMDGPUSubtarget.h"
 | |
| 
 | |
| using namespace llvm;
 | |
| 
 | |
| #define DEBUG_TYPE "amdgpu-subtarget"
 | |
| 
 | |
| #define GET_SUBTARGETINFO_ENUM
 | |
| #define GET_SUBTARGETINFO_TARGET_DESC
 | |
| #define GET_SUBTARGETINFO_CTOR
 | |
| #include "AMDGPUGenSubtargetInfo.inc"
 | |
| 
 | |
| AMDGPUSubtarget::AMDGPUSubtarget(StringRef TT, StringRef CPU, StringRef FS) :
 | |
|   AMDGPUGenSubtargetInfo(TT, CPU, FS), DumpCode(false) {
 | |
|     InstrItins = getInstrItineraryForCPU(CPU);
 | |
| 
 | |
|   // Default card
 | |
|   StringRef GPU = CPU;
 | |
|   Is64bit = false;
 | |
|   HasVertexCache = false;
 | |
|   TexVTXClauseSize = 0;
 | |
|   Gen = AMDGPUSubtarget::R600;
 | |
|   FP64 = false;
 | |
|   CaymanISA = false;
 | |
|   EnableIRStructurizer = true;
 | |
|   EnableIfCvt = true;
 | |
|   WavefrontSize = 0;
 | |
|   CFALUBug = false;
 | |
|   ParseSubtargetFeatures(GPU, FS);
 | |
|   DevName = GPU;
 | |
| }
 | |
| 
 | |
| bool
 | |
| AMDGPUSubtarget::is64bit() const  {
 | |
|   return Is64bit;
 | |
| }
 | |
| bool
 | |
| AMDGPUSubtarget::hasVertexCache() const {
 | |
|   return HasVertexCache;
 | |
| }
 | |
| short
 | |
| AMDGPUSubtarget::getTexVTXClauseSize() const {
 | |
|   return TexVTXClauseSize;
 | |
| }
 | |
| enum AMDGPUSubtarget::Generation
 | |
| AMDGPUSubtarget::getGeneration() const {
 | |
|   return Gen;
 | |
| }
 | |
| bool
 | |
| AMDGPUSubtarget::hasHWFP64() const {
 | |
|   return FP64;
 | |
| }
 | |
| bool
 | |
| AMDGPUSubtarget::hasCaymanISA() const {
 | |
|   return CaymanISA;
 | |
| }
 | |
| bool
 | |
| AMDGPUSubtarget::IsIRStructurizerEnabled() const {
 | |
|   return EnableIRStructurizer;
 | |
| }
 | |
| bool
 | |
| AMDGPUSubtarget::isIfCvtEnabled() const {
 | |
|   return EnableIfCvt;
 | |
| }
 | |
| unsigned
 | |
| AMDGPUSubtarget::getWavefrontSize() const {
 | |
|   return WavefrontSize;
 | |
| }
 | |
| unsigned
 | |
| AMDGPUSubtarget::getStackEntrySize() const {
 | |
|   assert(getGeneration() <= NORTHERN_ISLANDS);
 | |
|   switch(getWavefrontSize()) {
 | |
|   case 16:
 | |
|     return 8;
 | |
|   case 32:
 | |
|     if (hasCaymanISA())
 | |
|       return 4;
 | |
|     else
 | |
|       return 8;
 | |
|   case 64:
 | |
|     return 4;
 | |
|   default:
 | |
|     llvm_unreachable("Illegal wavefront size.");
 | |
|   }
 | |
| }
 | |
| bool
 | |
| AMDGPUSubtarget::hasCFAluBug() const {
 | |
|   assert(getGeneration() <= NORTHERN_ISLANDS);
 | |
|   return CFALUBug;
 | |
| }
 | |
| bool
 | |
| AMDGPUSubtarget::isTargetELF() const {
 | |
|   return false;
 | |
| }
 | |
| 
 | |
| std::string
 | |
| AMDGPUSubtarget::getDeviceName() const {
 | |
|   return DevName;
 | |
| }
 |