Vladimir Medic 7231625f75 Optimize register parsing for MipsAsmParser. Allow symbolic aliases for FPU registers. ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184411 91177308-0d34-0410-b5e6-96231b3b80d8

2013-06-20 11:21:49 +00:00

..

AsmParser

Optimize register parsing for MipsAsmParser. Allow symbolic aliases for FPU registers.

2013-06-20 11:21:49 +00:00

Disassembler

…

InstPrinter

…

MCTargetDesc

Mips ELF: Mark object file as ABI compliant

2013-06-18 19:47:15 +00:00

TargetInfo

…

CMakeLists.txt

Fix CMakeLists.

2013-06-11 22:36:30 +00:00

LLVMBuild.txt

…

Makefile

…

MicroMipsInstrFormats.td

…

MicroMipsInstrInfo.td

…

Mips16FrameLowering.cpp

Use pointers to the MCAsmInfo and MCRegInfo.

2013-06-18 07:20:20 +00:00

Mips16FrameLowering.h

…

Mips16HardFloat.cpp

…

Mips16HardFloat.h

…

Mips16InstrFormats.td

…

Mips16InstrInfo.cpp

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

Mips16InstrInfo.h

…

Mips16InstrInfo.td

…

Mips16ISelDAGToDAG.cpp

Access the TargetLoweringInfo from the TargetMachine object instead of caching it. The TLI may change between functions. No functionality change.

2013-06-19 21:36:55 +00:00

Mips16ISelDAGToDAG.h

…

Mips16ISelLowering.cpp

Mips: Remove global set.

2013-06-13 19:06:52 +00:00

Mips16ISelLowering.h

Mips: Remove global set.

2013-06-13 19:06:52 +00:00

Mips16RegisterInfo.cpp

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

Mips16RegisterInfo.h

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

Mips64InstrInfo.td

…

Mips.h

[mips] Add an IR transformation pass that optimizes calls to sqrt.

2013-06-11 22:21:44 +00:00

Mips.td

…

MipsAnalyzeImmediate.cpp

…

MipsAnalyzeImmediate.h

…

MipsAsmPrinter.cpp

Mips ELF: Mark object file as ABI compliant

2013-06-18 19:47:15 +00:00

MipsAsmPrinter.h

DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs

2013-06-16 20:34:27 +00:00

MipsCallingConv.td

…

MipsCodeEmitter.cpp

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

MipsCondMov.td

…

MipsConstantIslandPass.cpp

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

MipsDelaySlotFiller.cpp

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

MipsDSPInstrFormats.td

…

MipsDSPInstrInfo.td

…

MipsFrameLowering.cpp

…

MipsFrameLowering.h

…

MipsInstrFormats.td

…

MipsInstrFPU.td

…

MipsInstrInfo.cpp

DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs

2013-06-16 20:34:27 +00:00

MipsInstrInfo.h

DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs

2013-06-16 20:34:27 +00:00

MipsInstrInfo.td

[mips] brcond + setgt/setugt instruction selection patterns.

2013-06-05 19:49:55 +00:00

MipsISelDAGToDAG.cpp

Access the TargetLoweringInfo from the TargetMachine object instead of caching it. The TLI may change between functions. No functionality change.

2013-06-19 21:36:55 +00:00

MipsISelDAGToDAG.h

…

MipsISelLowering.cpp

…

MipsISelLowering.h

…

MipsJITInfo.cpp

…

MipsJITInfo.h

…

MipsLongBranch.cpp

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

MipsMachineFunction.cpp

…

MipsMachineFunction.h

…

MipsMCInstLower.cpp

…

MipsMCInstLower.h

…

MipsModuleISelDAGToDAG.cpp

…

MipsModuleISelDAGToDAG.h

…

MipsOptimizeMathLibCalls.cpp

[mips] Add an IR transformation pass that optimizes calls to sqrt.

2013-06-11 22:21:44 +00:00

MipsOs16.cpp

…

MipsOs16.h

…

MipsRegisterInfo.cpp

…

MipsRegisterInfo.h

…

MipsRegisterInfo.td

The RenderMethod field in RegisterOperand class sets the name of the method on the target specific operand to call to add the target specific operand to an MCInst. This patch defines RenderMethod for mips RegisterOperand classes and removes redundant code from MipsAsmParser.cpp

2013-06-19 10:14:36 +00:00

MipsRelocations.h

…

MipsSchedule.td

…

MipsSEFrameLowering.cpp

Use pointers to the MCAsmInfo and MCRegInfo.

2013-06-18 07:20:20 +00:00

MipsSEFrameLowering.h

…

MipsSEInstrInfo.cpp

[mips] Use function TargetInstrInfo::getRegClass.

2013-06-11 18:48:16 +00:00

MipsSEInstrInfo.h

[mips] Use function TargetInstrInfo::getRegClass.

2013-06-11 18:48:16 +00:00

MipsSEISelDAGToDAG.cpp

Access the TargetLoweringInfo from the TargetMachine object instead of caching it. The TLI may change between functions. No functionality change.

2013-06-19 21:36:55 +00:00

MipsSEISelDAGToDAG.h

…

MipsSEISelLowering.cpp

…

MipsSEISelLowering.h

…

MipsSelectionDAGInfo.cpp

…

MipsSelectionDAGInfo.h

…

MipsSERegisterInfo.cpp

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

MipsSERegisterInfo.h

Don't cache the instruction and register info from the TargetMachine, because

2013-06-07 07:04:14 +00:00

MipsSubtarget.cpp

…

MipsSubtarget.h

…

MipsTargetMachine.cpp

[mips] Add an IR transformation pass that optimizes calls to sqrt.

2013-06-11 22:21:44 +00:00

MipsTargetMachine.h

…

MipsTargetObjectFile.cpp

…

MipsTargetObjectFile.h

…