6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-01 02:33:44 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/test/CodeGen/Hexagon
History
Colin LeMahieu 596cfabbc4 [Hexagon] Converting remaining ALU32/ALU intrinsics. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@226480 91177308-0d34-0410-b5e6-96231b3b80d8
2015-01-19 18:33:58 +00:00
..
absaddr-store.ll
…
absimm.ll
…
adde.ll
Convert CodeGen/*/*.ll tests to use the new CHECK-LABEL for easier debugging. No functionality change and all tests pass after conversion.
2013-07-13 20:38:47 +00:00
always-ext.ll
…
args.ll
…
ashift-left-right.ll
…
block-addr.ll
[Hexagon] Adding reg-reg indexed load forms.
2014-12-30 18:58:47 +00:00
BranchPredict.ll
IR: Make metadata typeless in assembly
2014-12-15 19:07:53 +00:00
cext-check.ll
[Hexagon] Reapplying 224775 load words.
2014-12-23 20:02:16 +00:00
cext-valid-packet1.ll
…
cext-valid-packet2.ll
…
cmp_pred2.ll
…
cmp_pred_reg.ll
Hexagon: Use TFR_cond with cmpb.[eq,gt,gtu] to handle
2013-02-05 19:20:45 +00:00
cmp_pred.ll
Hexagon: Use TFR_cond with cmpb.[eq,gt,gtu] to handle
2013-02-05 19:20:45 +00:00
cmp-not.ll
Add missing attributes !cmp.[eq,gt,gtu] instructions.
2014-09-25 13:09:54 +00:00
cmp-to-genreg.ll
Hexagon: Add V4 compare instructions. Enable relationship mapping
2013-02-05 16:42:24 +00:00
cmp-to-predreg.ll
…
cmpb_pred.ll
…
combine_ir.ll
…
combine.ll
…
convertdptoint.ll
…
convertdptoll.ll
…
convertsptoint.ll
…
convertsptoll.ll
…
ctlz-cttz-ctpop.ll
Hexagon: Expand cttz, ctlz, and ctpop for now.
2013-02-21 19:39:40 +00:00
ctor.ll
Handle ctor/init_array initialization.
2014-11-03 14:56:05 +00:00
dadd.ll
[Hexagon] Replacing old fadd/fsub instructions and updating references.
2015-01-15 16:30:07 +00:00
dmul.ll
[Hexagon] Deleting old float comparison instruction and updating references to new ones.
2015-01-15 17:28:14 +00:00
double.ll
…
doubleconvert-ieee-rnd-near.ll
Hexagon V5 FP Support.
2012-05-10 20:20:25 +00:00
dsub.ll
[Hexagon] Replacing old fadd/fsub instructions and updating references.
2015-01-15 16:30:07 +00:00
dualstore.ll
…
extload-combine.ll
…
fadd.ll
…
fcmp.ll
…
float.ll
…
floatconvert-ieee-rnd-near.ll
…
fmul.ll
…
frame.ll
…
fsub.ll
…
fusedandshift.ll
…
gp-plus-offset-load.ll
…
gp-plus-offset-store.ll
…
gp-rel.ll
…
hwloop-cleanup.ll
Extend Hexagon hardware loop generation to handle various additional cases:
2013-02-11 21:37:55 +00:00
hwloop-const.ll
…
hwloop-dbg.ll
IR: Move MDLocation into place
2015-01-14 22:27:36 +00:00
hwloop-le.ll
…
hwloop-lt1.ll
…
hwloop-lt.ll
…
hwloop-ne.ll
Extend Hexagon hardware loop generation to handle various additional cases:
2013-02-11 21:37:55 +00:00
i1_VarArg.ll
…
i8_VarArg.ll
…
i16_VarArg.ll
…
idxload-with-zero-offset.ll
[Hexagon] Updating indexed load-extend patterns and changing test to new expected output.
2015-01-15 21:07:52 +00:00
indirect-br.ll
Convert CodeGen/*/*.ll tests to use the new CHECK-LABEL for easier debugging. No functionality change and all tests pass after conversion.
2013-07-13 20:38:47 +00:00
intrinsics-alu32-2.ll
[Hexagon] Converting remaining ALU32/ALU intrinsics.
2015-01-19 18:33:58 +00:00
intrinsics-mpy2.ll
[Hexagon] Converting accumulating halfword multiply intrinsics to patterns.
2015-01-16 21:36:34 +00:00
intrinsics-mpy.ll
[Hexagon] Beginning converting intrinsics to patterns instead of duplicated definitions. Converting halfword multiply intrinsics.
2015-01-16 20:38:54 +00:00
intrinsics-mpyd-acc.ll
[Hexagon] Converting halfword to double accumulating multiply intrinsics.
2015-01-19 17:36:32 +00:00
intrinsics-mpyd.ll
[Hexagon] Converting halfword to doubleword multiply intrinsics.
2015-01-16 21:41:57 +00:00
lit.local.cfg
Reduce verbiage of lit.local.cfg files
2014-06-09 22:42:55 +00:00
macint.ll
…
memops1.ll
…
memops2.ll
…
memops3.ll
…
memops.ll
…
misaligned-access.ll
…
mpy.ll
…
newvaluejump2.ll
…
newvaluejump.ll
…
newvaluestore.ll
[Hexagon] Adding post-increment register form stores and register-immediate form stores with tests.
2014-12-29 20:44:51 +00:00
opt-fabs.ll
Add test triples to fix win32 failures. Revert workaround from r161292.
2012-08-08 20:31:37 +00:00
opt-fneg.ll
…
packetize_cond_inst.ll
Fix broken CHECK lines
2014-02-16 07:31:05 +00:00
postinc-load.ll
…
postinc-store.ll
…
pred-absolute-store.ll
[Hexagon] Adding dealloc_return encoding and absolute address stores.
2015-01-06 16:15:15 +00:00
pred-gp.ll
…
pred-instrs.ll
…
predicate-copy.ll
Hexagon: add support for predicate-GPR copies.
2013-02-13 22:56:34 +00:00
remove_lsr.ll
…
simpletailcall.ll
…
split-const32-const64.ll
…
static.ll
…
struct_args_large.ll
[Hexagon] Adding post-increment register form stores and register-immediate form stores with tests.
2014-12-29 20:44:51 +00:00
struct_args.ll
…
sube.ll
…
tail-call-trunc.ll
…
tfr-to-combine.ll
…
union-1.ll
…
vaddh.ll
…
validate-offset.ll
…
zextloadi1.ll
Convert CodeGen/*/*.ll tests to use the new CHECK-LABEL for easier debugging. No functionality change and all tests pass after conversion.
2013-07-13 20:38:47 +00:00