Jakob Stoklund Olesen 33a537a5c4 Allow trailing physreg RegisterSDNode operands on non-variadic instructions. ...

Also allow trailing register mask operands on non-variadic both
MachineSDNodes and MachineInstrs.

The extra physreg RegisterSDNode operands are added to the MI as
<imp-use> operands. This makes it possible to have non-variadic call
instructions.

Call and return instructions really are non-variadic, the argument
registers should only be used implicitly - they are not part of the
encoding.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@159727 91177308-0d34-0410-b5e6-96231b3b80d8

2012-07-04 23:53:23 +00:00

5.5 KiB

Raw Blame History

View Raw