Craig Topper 9472b4fbf9 Teach DAG combine to handle vector logical operations with vectors of all 1s or all 0s. These cases can show up when vectors are split for legalizing. Fix some tests that were dependent on these cases not being combined. ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169684 91177308-0d34-0410-b5e6-96231b3b80d8

2012-12-08 22:49:19 +00:00

..

ARM

Added Mapping Symbols for ARM ELF

2012-12-07 16:50:23 +00:00

CPP

…

Generic

Codegen support for arbitrary vector getelementptrs.

2012-11-13 13:01:58 +00:00

Hexagon

In hexagon convertToHardwareLoop, don't deref end() iterator

2012-12-07 21:03:15 +00:00

MBlaze

…

Mips

[mips] Generate big GOT code.

2012-11-21 20:40:38 +00:00

MSP430

Add support for varargs functions for msp430.

2012-11-21 17:28:27 +00:00

NVPTX

[NVPTX] Fix crash with unnamed struct arguments

2012-12-05 20:50:28 +00:00

PowerPC

This patch introduces initial-exec model support for thread-local storage

2012-12-04 16:18:08 +00:00

SPARC

Use TargetTransformInfo to control switch-to-lookup table transformation

2012-10-30 11:23:25 +00:00

Thumb

Use the 'count' attribute to calculate the upper bound of an array.

2012-12-04 21:34:03 +00:00

Thumb2

Fix typos in CHECK lines.

2012-12-06 21:24:47 +00:00

X86

Teach DAG combine to handle vector logical operations with vectors of all 1s or all 0s. These cases can show up when vectors are split for legalizing. Fix some tests that were dependent on these cases not being combined.

2012-12-08 22:49:19 +00:00

XCore

Fix handling of aliases to functions.

2012-11-16 21:12:38 +00:00