llvm-6502

mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-21 21:29:41 +00:00

History

Johnny Chen 670a456c83 RFE encoding should also specify the "should be" encoding bits.

rdar://problem/9229922 ARM disassembler discrepancy: erroneously accepting RFE

Also LDC/STC instructions are predicated while LDC2/STC2 instructions are not, fixed while
doing regression testings.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128859 91177308-0d34-0410-b5e6-96231b3b80d8

2011-04-04 23:39:08 +00:00

ARMDisassembler.cpp

Fixed the t2PLD and friends disassembly and add two test cases.

2011-03-26 01:32:48 +00:00

ARMDisassembler.h

…

ARMDisassemblerCore.cpp

RFE encoding should also specify the "should be" encoding bits.

2011-04-04 23:39:08 +00:00

ARMDisassemblerCore.h

RFE encoding should also specify the "should be" encoding bits.

2011-04-04 23:39:08 +00:00