6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-11 11:34:02 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/test/CodeGen/R600
History
Tom Stellard 68e9ebbe44 R600/SI: Add check for low 32 bits of encoding to mubuf tests 
There are no variable values like registers encoded in the low 32 bits of MUBUF
instructions, so it is relatively easy to check these bits, and it will
help prevent us from introducing encoding bugs.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@215397 91177308-0d34-0410-b5e6-96231b3b80d8
2014-08-11 22:18:11 +00:00
..
32-bit-local-address-space.ll
R600/SI: Print more immediates in hex format
2014-04-15 22:32:49 +00:00
64bit-kernel-args.ll
R600/SI: Print more immediates in hex format
2014-04-15 22:32:49 +00:00
128bit-kernel-args.ll
…
add_i64.ll
[SDAG] Introduce a combined set to the DAG combiner which tracks nodes
2014-07-24 22:15:28 +00:00
add.ll
R600/SI: Only use SALU instructions for 64-bit add in a block of CF depth 0
2014-05-15 14:41:54 +00:00
address-space.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
and.ll
R600/SI: Fix select on i1
2014-07-15 21:44:37 +00:00
anyext.ll
R600/SI: Add a pattern for i32 anyext
2014-02-13 23:34:13 +00:00
array-ptr-calc-i32.ll
R600/SI: Update MUBUF assembly string to match AMD proprietary compiler
2014-08-05 14:48:12 +00:00
array-ptr-calc-i64.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
atomic_cmp_swap_local.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
atomic_load_add.ll
R600/SI: Fix backwards names for local atomic instructions.
2014-06-11 18:08:37 +00:00
atomic_load_sub.ll
R600/SI: Fix backwards names for local atomic instructions.
2014-06-11 18:08:37 +00:00
basic-branch.ll
R600: Add failing control flow tests.
2014-03-01 21:45:41 +00:00
basic-loop.ll
R600: Add failing control flow tests.
2014-03-01 21:45:41 +00:00
bfe_uint.ll
R600: Disable the BFE pattern
2014-01-23 18:49:33 +00:00
bfi_int.ll
R600/SI: Add instruction shrinking pass
2014-07-21 16:55:33 +00:00
big_alu.ll
R600/SI: Add intrinsics for various math instructions.
2014-06-19 01:19:19 +00:00
bitcast.ll
R600/SI: Fix bitcast between v2i32 and f64
2014-06-11 19:31:13 +00:00
bswap.ll
R600: Fix selection failure for vector bswap
2014-06-09 16:20:25 +00:00
build_vector.ll
…
call_fs.ll
…
call.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
cayman-loop-bug.ll
…
cf_end.ll
…
cf-stack-bug.ll
R600: Recommit 199842: Add work-around for the CF stack entry HW bug
2014-01-23 16:18:02 +00:00
codegen-prepare-addrmode-sext.ll
[CodeGenPrepare] Fix the check of the legality of an instruction.
2014-02-22 01:06:41 +00:00
combine_vloads.ll
…
complex-folding.ll
…
concat_vectors.ll
R600/SI: Custom lower CONCAT_VECTORS
2014-08-09 01:06:56 +00:00
copy-illegal-type.ll
R600: Add dag combine for copy of an illegal type.
2014-07-15 02:06:31 +00:00
ctlz_zero_undef.ll
R600: Implement zero undef variants of ctlz/cttz
2014-07-15 15:51:09 +00:00
ctpop64.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
ctpop.ll
R600/SI: Update MUBUF assembly string to match AMD proprietary compiler
2014-08-05 14:48:12 +00:00
cttz_zero_undef.ll
R600: Implement zero undef variants of ctlz/cttz
2014-07-15 15:51:09 +00:00
cvt_f32_ubyte.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
dagcombiner-bug-illegal-vec4-int-to-fp.ll
…
default-fp-mode.ll
R600: Add denormal handling subtarget features.
2014-07-14 23:40:49 +00:00
disconnected-predset-break-bug.ll
…
dot4-folding.ll
…
elf.ll
…
elf.r600.ll
R600: Refactor stack size calculation
2014-01-22 21:55:43 +00:00
extload.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
extract_vector_elt_i16.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
fabs.ll
R600: Cleanup test
2014-08-01 17:00:29 +00:00
fadd64.ll
…
fadd.ll
R600: Cleanup fadd and fsub tests
2014-08-06 20:27:55 +00:00
fceil64.ll
R600: Expand vector fceil
2014-06-18 17:57:29 +00:00
fceil.ll
R600: Expand vector fceil
2014-06-18 17:57:29 +00:00
fcmp64.ll
R600/SI: Add instruction shrinking pass
2014-07-21 16:55:33 +00:00
fcmp-cnd.ll
…
fcmp-cnde-int-args.ll
…
fcmp.ll
…
fconst64.ll
R600/SI: Print more immediates in hex format
2014-04-15 22:32:49 +00:00
fcopysign.f32.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
fcopysign.f64.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
fdiv64.ll
…
fdiv.ll
R600/SI: Implement less wrong f32 fdiv
2014-07-15 20:18:31 +00:00
fetch-limits.r600.ll
…
fetch-limits.r700+.ll
…
ffloor.ll
R600: Implement f64 ftrunc, ffloor and fceil.
2014-06-18 17:05:30 +00:00
floor.ll
…
fma.f64.ll
R600: Add FMA instructions for Evergreen
2014-07-24 17:41:01 +00:00
fma.ll
R600: Add FMA instructions for Evergreen
2014-07-24 17:41:01 +00:00
fmad.ll
…
fmax.ll
…
fmin.ll
…
fmul64.ll
…
fmul.ll
R600: Modernize test
2014-07-28 18:06:08 +00:00
fmuladd.ll
…
fnearbyint.ll
R600: Handle fnearbyint
2014-06-18 22:03:45 +00:00
fneg-fabs.ll
R600: Cleanup fneg tests
2014-08-02 02:26:51 +00:00
fneg.ll
R600: Cleanup fneg tests
2014-08-02 02:26:51 +00:00
fp16_to_fp.ll
R600: support f16 -> f64 conversion intrinsic.
2014-07-18 08:43:24 +00:00
fp32_to_fp16.ll
R600: rename misleading fp16 test.
2014-07-18 08:43:30 +00:00
fp64_to_sint.ll
…
fp_to_sint.ll
[SDAG] When performing post-legalize DAG combining, run the legalizer
2014-07-26 05:49:40 +00:00
fp_to_uint.f64.ll
R600/SI: Match fp_to_uint / uint_to_fp for f64
2014-05-22 03:20:30 +00:00
fp_to_uint.ll
[SDAG] When performing post-legalize DAG combining, run the legalizer
2014-07-26 05:49:40 +00:00
fpext.ll
…
fptrunc.ll
…
fsqrt.ll
…
fsub64.ll
R600/SI: Prettier operand printing for 64-bit ops.
2014-06-18 17:13:51 +00:00
fsub.ll
R600: Cleanup fadd and fsub tests
2014-08-06 20:27:55 +00:00
ftrunc.ll
R600/SI: Add a pattern for f32 ftrunc
2014-06-20 17:06:09 +00:00
gep-address-space.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
gv-const-addrspace-fail.ll
R600: Partially fix constant initializers for structs and vectors.
2014-05-21 22:42:42 +00:00
gv-const-addrspace.ll
R600/SI: Use scratch memory for large private arrays
2014-07-21 15:45:01 +00:00
half.ll
R600: support fpext/fptrunc operations to and from f16.
2014-07-18 13:01:37 +00:00
i8-to-double-to-float.ll
…
icmp64.ll
R600/SI: Add i64 cmp tests
2013-12-10 21:11:55 +00:00
icmp-select-sete-reverse-args.ll
…
imm.ll
…
indirect-addressing-si.ll
…
indirect-private-64.ll
R600/SI: Clean up some of the unused REGISTER_{LOAD,STORE} code
2014-07-21 15:45:06 +00:00
infinite-loop-evergreen.ll
R600: Add failing control flow tests.
2014-03-01 21:45:41 +00:00
infinite-loop.ll
R600/SI: Print more immediates in hex format
2014-04-15 22:32:49 +00:00
input-mods.ll
R600: Expand vector fexp2
2014-06-20 17:06:05 +00:00
insert_vector_elt_f64.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
insert_vector_elt.ll
R600/SI: Fix verifier error with pseudo store instructions.
2014-05-01 16:37:52 +00:00
jump-address.ll
…
kcache-fold.ll
…
kernel-args.ll
R600/SI: Print more immediates in hex format
2014-04-15 22:32:49 +00:00
large-alloca.ll
R600: Use LDS and vectors for private memory
2014-06-17 16:53:14 +00:00
large-constant-initializer.ll
R600/SI: Store constant initializer data in constant memory
2014-07-21 14:01:14 +00:00
lds-oqap-crash.ll
R600: LDS instructions shouldn't implicitly define OQAP
2014-03-13 17:13:04 +00:00
lds-output-queue.ll
Allow aliases to be unnamed_addr.
2014-06-06 01:20:28 +00:00
lds-size.ll
Allow aliases to be unnamed_addr.
2014-06-06 01:20:28 +00:00
legalizedag-bug-expand-setcc.ll
…
lit.local.cfg
Reduce verbiage of lit.local.cfg files
2014-06-09 22:42:55 +00:00
literals.ll
…
llvm.AMDGPU.abs.ll
R600: Add a few tests I forgot to add.
2014-06-19 04:24:43 +00:00
llvm.AMDGPU.barrier.global.ll
R600: Add missing tests for some intrinsics
2014-07-12 00:36:19 +00:00
llvm.AMDGPU.barrier.local.ll
R600: Add missing tests for some intrinsics
2014-07-12 00:36:19 +00:00
llvm.AMDGPU.bfe.i32.ll
R600: Try to convert BFE back to standard bit ops when possible.
2014-05-22 18:09:12 +00:00
llvm.AMDGPU.bfe.u32.ll
R600: Try to convert BFE back to standard bit ops when possible.
2014-05-22 18:09:12 +00:00
llvm.AMDGPU.bfi.ll
R600: Add BFE, BFI, and BFM intrinsics to help with writing tests.
2014-03-31 18:21:18 +00:00
llvm.AMDGPU.bfm.ll
R600: Add BFE, BFI, and BFM intrinsics to help with writing tests.
2014-03-31 18:21:18 +00:00
llvm.AMDGPU.brev.ll
R600/SI: Add intrinsics for brev instructions
2014-06-18 17:13:57 +00:00
llvm.AMDGPU.clamp.ll
R600: Add a few tests I forgot to add.
2014-06-19 04:24:43 +00:00
llvm.AMDGPU.cube.ll
…
llvm.AMDGPU.cvt_f32_ubyte.ll
R600/SI: Use v_cvt_f32_ubyte* instructions
2014-06-11 17:50:44 +00:00
llvm.AMDGPU.div_fixup.ll
R600/SI: Add intrinsics for various math instructions.
2014-06-19 01:19:19 +00:00
llvm.AMDGPU.div_fmas.ll
R600/SI: Add intrinsics for various math instructions.
2014-06-19 01:19:19 +00:00
llvm.AMDGPU.div_scale.ll
R600/SI: Fix div_scale intrinsic.
2014-06-23 18:28:28 +00:00
llvm.amdgpu.dp4.ll
R600: Add missing tests for some intrinsics
2014-07-12 00:36:19 +00:00
llvm.AMDGPU.fract.ll
R600: Add a few tests I forgot to add.
2014-06-19 04:24:43 +00:00
llvm.AMDGPU.imad24.ll
R600: Expand mad24 for GPUs without it
2014-05-22 18:00:20 +00:00
llvm.AMDGPU.imax.ll
R600/SI: Move instruction patterns to scalar versions.
2014-03-21 18:01:18 +00:00
llvm.AMDGPU.imin.ll
R600/SI: Move instruction patterns to scalar versions.
2014-03-21 18:01:18 +00:00
llvm.AMDGPU.imul24.ll
R600: Expand mul24 for GPUs without it
2014-05-22 18:00:24 +00:00
llvm.AMDGPU.kill.ll
R600: Add missing tests for some intrinsics
2014-07-12 00:36:19 +00:00
llvm.amdgpu.kilp.ll
R600: Add missing tests for some intrinsics
2014-07-12 00:36:19 +00:00
llvm.AMDGPU.legacy.rsq.ll
R600: Fix inconsistency in rsq instructions.
2014-06-24 22:13:39 +00:00
llvm.amdgpu.lrp.ll
R600: Add missing tests for some intrinsics
2014-07-12 00:36:19 +00:00
llvm.AMDGPU.mul.ll
…
llvm.AMDGPU.rcp.f64.ll
R600/SI: Allow using f32 rcp / rsq when denormals not handled.
2014-07-15 23:50:10 +00:00
llvm.AMDGPU.rcp.ll
R600: Match rcp node on pre-SI
2014-07-24 06:59:24 +00:00
llvm.AMDGPU.rsq.clamped.f64.ll
R600: Fix inconsistency in rsq instructions.
2014-06-24 22:13:39 +00:00
llvm.AMDGPU.rsq.clamped.ll
R600: Fix inconsistency in rsq instructions.
2014-06-24 22:13:39 +00:00
llvm.AMDGPU.rsq.ll
R600: Fix inconsistency in rsq instructions.
2014-06-24 22:13:39 +00:00
llvm.AMDGPU.tex.ll
…
llvm.AMDGPU.trig_preop.ll
R600/SI: Add intrinsics for various math instructions.
2014-06-19 01:19:19 +00:00
llvm.AMDGPU.trunc.ll
…
llvm.AMDGPU.umad24.ll
R600: Expand mad24 for GPUs without it
2014-05-22 18:00:20 +00:00
llvm.AMDGPU.umax.ll
R600: Compute masked bits for min and max
2014-03-31 19:35:33 +00:00
llvm.AMDGPU.umin.ll
R600: Compute masked bits for min and max
2014-03-31 19:35:33 +00:00
llvm.AMDGPU.umul24.ll
R600: Expand mul24 for GPUs without it
2014-05-22 18:00:24 +00:00
llvm.cos.ll
R600: Expand vector sin and cos.
2014-05-02 15:41:47 +00:00
llvm.exp2.ll
R600: Expand vector fexp2
2014-06-20 17:06:05 +00:00
llvm.floor.ll
…
llvm.log2.ll
R600: Expand vector flog2
2014-06-20 17:06:07 +00:00
llvm.memcpy.ll
R600: Increase nearby load scheduling threshold.
2014-08-06 00:29:49 +00:00
llvm.pow.ll
R600: Enable vector fpow.
2014-02-04 17:18:37 +00:00
llvm.rint.f64.ll
R600: Custom lower f64 frint for pre-CI
2014-06-18 17:05:26 +00:00
llvm.rint.ll
R600: Mostly remove remaining AMDIL intrinsics.
2014-06-12 21:15:44 +00:00
llvm.round.ll
…
llvm.SI.fs.interp.constant.ll
…
llvm.SI.gather4.ll
R600/SI: add gather4 and getlod intrinsics (v3)
2014-06-18 22:00:29 +00:00
llvm.SI.getlod.ll
R600/SI: add gather4 and getlod intrinsics (v3)
2014-06-18 22:00:29 +00:00
llvm.SI.image.ll
R600/SI: Use i32 vectors for resources and samplers
2014-07-11 17:11:52 +00:00
llvm.SI.image.sample.ll
R600/SI: Use i32 vectors for resources and samplers
2014-07-11 17:11:52 +00:00
llvm.SI.image.sample.o.ll
R600/SI: Use i32 vectors for resources and samplers
2014-07-11 17:11:52 +00:00
llvm.SI.imageload.ll
…
llvm.SI.load.dword.ll
R600/SI: Add intrinsic for BUFFER_LOAD_DWORD* instructions
2014-01-27 07:20:51 +00:00
llvm.SI.resinfo.ll
…
llvm.SI.sample-masked.ll
R600/SI: Add ShaderType attribute to some tests
2014-02-13 23:34:07 +00:00
llvm.SI.sample.ll
R600/SI: Add ShaderType attribute to some tests
2014-02-13 23:34:07 +00:00
llvm.SI.sampled.ll
R600/SI: Add ShaderType attribute to some tests
2014-02-13 23:34:07 +00:00
llvm.SI.sendmsg.ll
R600/SI: Add intrinsic for S_SENDMSG instruction
2014-01-27 07:20:44 +00:00
llvm.SI.tbuffer.store.ll
R600/SI: Print more immediates in hex format
2014-04-15 22:32:49 +00:00
llvm.SI.tid.ll
…
llvm.sin.ll
R600/SI: implement range reduction for sin/cos
2014-07-19 18:44:39 +00:00
llvm.sqrt.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
llvm.trunc.ll
R600: Allow ftrunc
2013-12-20 05:11:55 +00:00
load64.ll
R600/SI: Minor improvements to test.
2013-12-14 00:38:04 +00:00
load-i1.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
load-input-fold.ll
…
load.ll
R600: Add dag combine for copy of an illegal type.
2014-07-15 02:06:31 +00:00
load.vec.ll
…
local-64.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
local-atomics64.ll
R600/SI: Use a register set to -1 for data0 on ds_inc*/ds_dec*
2014-06-12 08:21:54 +00:00
local-atomics.ll
R600/SI: Use a register set to -1 for data0 on ds_inc*/ds_dec*
2014-06-12 08:21:54 +00:00
local-memory-two-objects.ll
Allow aliases to be unnamed_addr.
2014-06-06 01:20:28 +00:00
local-memory.ll
Allow aliases to be unnamed_addr.
2014-06-06 01:20:28 +00:00
loop-address.ll
…
loop-idiom.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
lshl.ll
…
lshr.ll
…
mad_int24.ll
R600: Match 24-bit arithmetic patterns in a Target DAGCombine
2014-04-07 19:45:41 +00:00
mad_uint24.ll
R600: Match 24-bit arithmetic patterns in a Target DAGCombine
2014-04-07 19:45:41 +00:00
max-literals.ll
…
mubuf.ll
R600/SI: Add check for low 32 bits of encoding to mubuf tests
2014-08-11 22:18:11 +00:00
mul_int24.ll
R600: Match 24-bit arithmetic patterns in a Target DAGCombine
2014-04-07 19:45:41 +00:00
mul_uint24.ll
R600/SI: Do abs/neg folding with ComplexPatterns
2014-08-01 00:32:39 +00:00
mul.ll
R600: Fix test. Using wrong check prefix.
2014-06-05 08:00:36 +00:00
mulhu.ll
R600/SI: Print more immediates in hex format
2014-04-15 22:32:49 +00:00
no-initializer-constant-addrspace.ll
R600: Fix asserts related to constant initializers
2014-06-14 04:26:05 +00:00
operand-spacing.ll
R600/SI: Fix extra whitespace in asm str
2014-08-03 05:27:14 +00:00
or.ll
[SDAG] Introduce a combined set to the DAG combiner which tracks nodes
2014-07-24 22:15:28 +00:00
packetizer.ll
…
parallelandifcollapse.ll
R600: Use LDS and vectors for private memory
2014-06-17 16:53:14 +00:00
parallelorifcollapse.ll
R600: Use LDS and vectors for private memory
2014-06-17 16:53:14 +00:00
predicate-dp4.ll
…
predicates.ll
…
private-memory-atomics.ll
R600: Don't crash on unhandled instruction in promote alloca
2014-06-27 16:52:49 +00:00
private-memory-broken.ll
Revert "Temporary hack to try cleaning extra .s file from bots."
2014-06-27 23:11:26 +00:00
private-memory.ll
R600/SI: Clear lds bit on MUBUF instructions used for private stores
2014-08-11 22:18:09 +00:00
pv-packing.ll
…
pv.ll
R600/SI: Add intrinsics for various math instructions.
2014-06-19 01:19:19 +00:00
r600-encoding.ll
…
r600-export-fix.ll
[SDAG] Make the DAGCombine worklist not grow endlessly due to duplicate
2014-07-23 07:08:53 +00:00
r600-infinite-loop-bug-while-reorganizing-vector.ll
R600: Fix an infinite loop when trying to reorganize export/tex vector input
2013-12-10 14:43:31 +00:00
r600cfg.ll
…
README
…
reciprocal.ll
…
register-count-comments.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
reorder-stores.ll
R600: Fix mishandling of load / store chains.
2014-07-07 18:34:45 +00:00
rotl.i64.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
rotl.ll
R600/SI: Fix selection error on i64 rotl / rotr.
2014-06-13 04:00:30 +00:00
rotr.i64.ll
R600: Add a rotr testcase I forgot to add
2014-06-15 21:09:00 +00:00
rotr.ll
R600/SI: Fix selection error on i64 rotl / rotr.
2014-06-13 04:00:30 +00:00
rsq.ll
R600/SI: Allow using f32 rcp / rsq when denormals not handled.
2014-07-15 23:50:10 +00:00
rv7x0_count3.ll
…
saddo.ll
R600: Move add/sub with overflow out of AMDILISelLowering
2014-06-23 18:00:49 +00:00
salu-to-valu.ll
R600/SI: Update MUBUF assembly string to match AMD proprietary compiler
2014-08-05 14:48:12 +00:00
scalar_to_vector.ll
R600/SI: Fix selection failure on scalar_to_vector
2014-06-11 17:40:32 +00:00
schedule-fs-loop-nested-if.ll
…
schedule-fs-loop-nested.ll
…
schedule-fs-loop.ll
…
schedule-global-loads.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
schedule-if-2.ll
…
schedule-if.ll
…
schedule-kernel-arg-loads.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
schedule-vs-if-nested-loop-failure.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
schedule-vs-if-nested-loop.ll
…
sdiv24.ll
R600: Fix LowerSDIV24
2014-07-24 06:59:20 +00:00
sdiv.ll
R600: Fix assert on vector sdiv
2014-06-15 21:08:54 +00:00
select64.ll
Revert "Revert r212640, "Add trunc (select c, a, b) -> select c (trunc a), (trunc b) combine.""
2014-07-10 18:21:04 +00:00
select-i1.ll
R600/SI: Fix select on i1
2014-07-15 21:44:37 +00:00
select-vectors.ll
R600/SI: Expand selects on vectors.
2014-03-06 17:34:03 +00:00
select.ll
R600/SI: Fix select on i1
2014-07-15 21:44:37 +00:00
selectcc-cnd.ll
…
selectcc-cnde-int.ll
…
selectcc-icmp-select-float.ll
…
selectcc-opt.ll
R600/SI: Remove dead code and add missing tests.
2014-07-20 06:11:02 +00:00
selectcc.ll
R600: Expand i64 SELECT_CC
2014-05-09 16:42:19 +00:00
set-dx10.ll
…
setcc64.ll
R600/SI: Use VALU instructions for i1 ops
2014-05-15 14:41:50 +00:00
setcc-equivalent.ll
[SDAG] When performing post-legalize DAG combining, run the legalizer
2014-07-26 05:49:40 +00:00
setcc-opt.ll
R600/SI: Remove dead code and add missing tests.
2014-07-20 06:11:02 +00:00
setcc.ll
R600/SI: Use VALU instructions for i1 ops
2014-05-15 14:41:50 +00:00
seto.ll
R600/SI: Add instruction shrinking pass
2014-07-21 16:55:33 +00:00
setuo.ll
R600/SI: Add instruction shrinking pass
2014-07-21 16:55:33 +00:00
sext-in-reg.ll
R600: Try to convert BFE back to standard bit ops when possible.
2014-05-22 18:09:12 +00:00
sgpr-control-flow.ll
R600/SI: Only select SALU instructions in the entry or exit block
2014-04-29 23:12:48 +00:00
sgpr-copy-duplicate-operand.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
sgpr-copy.ll
R600/SI: Add intrinsics for various math instructions.
2014-06-19 01:19:19 +00:00
shared-op-cycle.ll
…
shl.ll
R600: Implement 64bit SHL
2014-06-18 12:27:13 +00:00
si-annotate-cf-assertion.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
si-lod-bias.ll
…
si-sgpr-spill.ll
R600/SI: Add intrinsics for various math instructions.
2014-06-19 01:19:19 +00:00
si-vector-hang.ll
…
sign_extend.ll
R600/SI: Handle sign_extend and zero_extend to i64 with patterns.
2014-06-10 18:54:59 +00:00
simplify-demanded-bits-build-pair.ll
R600: Run more tests with promote alloca disabled.
2014-07-13 02:46:17 +00:00
sint_to_fp64.ll
SelectionDAG: Expand SELECT_CC to SELECT + SETCC
2014-06-10 16:01:22 +00:00
sint_to_fp.ll
R600/SI: Fix [s|u]int_to_fp for i1
2014-05-31 06:47:42 +00:00
smrd.ll
R600/SI: Fix broken test
2014-08-11 22:18:05 +00:00
sra.ll
R600: Implement 64bit SRA
2014-06-18 12:27:17 +00:00
srem.ll
R600: Remove a few more things from AMDILISelLowering
2014-06-15 21:08:58 +00:00
srl.ll
R600: Implement 64bit SRL
2014-06-18 12:27:15 +00:00
ssubo.ll
R600: Move add/sub with overflow out of AMDILISelLowering
2014-06-23 18:00:49 +00:00
store-v3i32.ll
R600: Add failing testcase for <3 x i32> stores.
2014-03-25 16:50:55 +00:00
store-v3i64.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
store-vector-ptrs.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
store.ll
R600: Promote i64 stores to v2i32
2014-06-24 23:33:04 +00:00
store.r600.ll
…
structurize1.ll
…
structurize.ll
…
sub.ll
R600/SI: Handle i64 sub.
2014-06-23 18:00:38 +00:00
swizzle-export.ll
[SDAG] Make the DAGCombine worklist not grow endlessly due to duplicate
2014-07-23 07:08:53 +00:00
tex-clause-antidep.ll
…
texture-input-merge.ll
…
trunc-store-i1.ll
R600/SI: Custom lower SI_IF and SI_ELSE to avoid machine verifier errors
2014-04-29 23:12:53 +00:00
trunc-vector-store-assertion-failure.ll
…
trunc.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
uaddo.ll
R600: Move add/sub with overflow out of AMDILISelLowering
2014-06-23 18:00:49 +00:00
udiv.ll
…
udivrem64.ll
R600: Try to convert BFE back to standard bit ops when possible.
2014-05-22 18:09:12 +00:00
udivrem.ll
R600: Add udivrem test
2014-06-22 21:42:58 +00:00
uint_to_fp.f64.ll
SelectionDAG: Expand SELECT_CC to SELECT + SETCC
2014-06-10 16:01:22 +00:00
uint_to_fp.ll
R600/SI: Fix [s|u]int_to_fp for i1
2014-05-31 06:47:42 +00:00
unaligned-load-store.ll
Add alignment value to allowsUnalignedMemoryAccess
2014-07-27 17:46:40 +00:00
unhandled-loop-condition-assertion.ll
R600: Add failing control flow tests.
2014-03-01 21:45:41 +00:00
unroll.ll
R600: Unconditionally unroll loops that contain GEPs with alloca pointers
2014-01-23 18:49:28 +00:00
unsupported-cc.ll
…
urecip.ll
…
urem.ll
…
usubo.ll
R600: Move add/sub with overflow out of AMDILISelLowering
2014-06-23 18:00:49 +00:00
v1i64-kernel-arg.ll
R600: Match sign_extend_inreg to BFE instructions
2014-03-17 18:58:11 +00:00
v_cndmask.ll
R600/SI: Promote f32 SELECT to i32
2014-05-16 20:56:41 +00:00
valu-i1.ll
R600/SI: Use VALU instructions for copying i1 values
2014-04-30 15:31:33 +00:00
vector-alloca.ll
R600: Run more tests with promote alloca disabled.
2014-07-13 02:46:17 +00:00
vertex-fetch-encoding.ll
…
vop-shrink.ll
R600/SI: Do abs/neg folding with ComplexPatterns
2014-08-01 00:32:39 +00:00
vselect64.ll
…
vselect.ll
…
vtx-fetch-branch.ll
R600: Correctly handle vertex fetch clauses the precede ENDIFs
2014-01-23 18:49:31 +00:00
vtx-schedule.ll
Fix broken CHECK lines.
2014-01-11 21:06:00 +00:00
wait.ll
R600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 00:29:43 +00:00
work-item-intrinsics.ll
R600: Modernize work item intrinsics test
2014-07-31 22:11:03 +00:00
wrong-transalu-pos-fix.ll
…
xor.ll
R600/SI: Use VALU for i1 XOR
2014-07-21 14:01:10 +00:00
zero_extend.ll
R600/SI: Use SReg_64 instead of VSrc_64 when selecting BUILD_PAIR
2014-04-18 00:36:21 +00:00

README 

+==============================================================================+
| How to organize the lit tests                                                |
+==============================================================================+

- If you write a test for matching a single DAG opcode or intrinsic, it should
  go in a file called {opcode_name,intrinsic_name}.ll (e.g. fadd.ll)

- If you write a test that matches several DAG opcodes and checks for a single
  ISA instruction, then that test should go in a file called {ISA_name}.ll (e.g.
  bfi_int.ll

- For all other tests, use your best judgement for organizing tests and naming
  the files.

+==============================================================================+
| Naming conventions                                                           |
+==============================================================================+

- Use dash '-' and not underscore '_' to separate words in file names, unless
  the file is named after a DAG opcode or ISA instruction that has an
  underscore '_' in its name.