Nadav Rotem 6fe4e51547 Add support for legalization of vector SHL/SRA/SRL instructions ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141667 91177308-0d34-0410-b5e6-96231b3b80d8

2011-10-11 14:36:35 +00:00

..

Alpha

Convert more tests over to the new atomic instructions.

2011-09-26 21:30:17 +00:00

ARM

Test simplification that Ana Pazos noticed.

2011-10-11 04:43:15 +00:00

Blackfin

more tests not making the jump into the brave new world.

2011-07-09 16:57:10 +00:00

CBackend

Only run tests in test/CodeGen/CBackend/X86 when both X86 and CBackend are supported

2011-09-26 06:44:27 +00:00

CellSPU

Pass signed (not unsigned) 10 bit field to SPU 'ori' instruction.

2011-09-02 10:05:01 +00:00

CPP

manually upgrade a bunch of tests to modern syntax, and remove some that

2011-06-17 03:14:27 +00:00

Generic

PR11004: Inline memcpy to avoid generating nested call sequence. Un-XFAIL 2011-06-09-TailCallByVal and 2010-11-04-BigByval

2011-09-26 06:13:20 +00:00

MBlaze

…

Mips

Test cases for 64-bit load and store instructions.

2011-10-11 01:52:31 +00:00

MSP430

…

PowerPC

Convert more tests over to the new atomic instructions.

2011-09-26 21:30:17 +00:00

PTX

PTX: Add new patterns for bitconvert and any_extend

2011-09-29 01:13:12 +00:00

SPARC

make the asmparser reject function and type redefinitions. 'Merging' hasn't been

2011-06-17 07:06:44 +00:00

SystemZ

manually upgrade a bunch of tests to modern syntax, and remove some that

2011-06-17 03:14:27 +00:00

Thumb

Reapply r141365 now that PR11107 is fixed.

2011-10-10 22:59:55 +00:00

Thumb2

ARM Darwin default relocation model is PIC.

2011-09-30 17:41:35 +00:00

X86

Add support for legalization of vector SHL/SRA/SRL instructions

2011-10-11 14:36:35 +00:00

XCore

Associate a MemOperand with LDWCP nodes introduced during ISel.

2011-09-12 14:43:23 +00:00