mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-03 14:21:30 +00:00 
			
		
		
		
	This update was done with the following bash script:
  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			131 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			131 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; Test 8-bit GPR stores.
 | 
						|
;
 | 
						|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
 | 
						|
 | 
						|
; Test an i8 store, which should get converted into an i32 truncation.
 | 
						|
define void @f1(i8 *%dst, i8 %val) {
 | 
						|
; CHECK-LABEL: f1:
 | 
						|
; CHECK: stc %r3, 0(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  store i8 %val, i8 *%dst
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Test an i32 truncating store.
 | 
						|
define void @f2(i8 *%dst, i32 %val) {
 | 
						|
; CHECK-LABEL: f2:
 | 
						|
; CHECK: stc %r3, 0(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %trunc = trunc i32 %val to i8
 | 
						|
  store i8 %trunc, i8 *%dst
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Test an i64 truncating store.
 | 
						|
define void @f3(i8 *%dst, i64 %val) {
 | 
						|
; CHECK-LABEL: f3:
 | 
						|
; CHECK: stc %r3, 0(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %trunc = trunc i64 %val to i8
 | 
						|
  store i8 %trunc, i8 *%dst
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the high end of the STC range.
 | 
						|
define void @f4(i8 *%dst, i8 %val) {
 | 
						|
; CHECK-LABEL: f4:
 | 
						|
; CHECK: stc %r3, 4095(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i8 *%dst, i64 4095
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the next byte up, which should use STCY instead of STC.
 | 
						|
define void @f5(i8 *%dst, i8 %val) {
 | 
						|
; CHECK-LABEL: f5:
 | 
						|
; CHECK: stcy %r3, 4096(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i8 *%dst, i64 4096
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the high end of the STCY range.
 | 
						|
define void @f6(i8 *%dst, i8 %val) {
 | 
						|
; CHECK-LABEL: f6:
 | 
						|
; CHECK: stcy %r3, 524287(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i8 *%dst, i64 524287
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the next byte up, which needs separate address logic.
 | 
						|
; Other sequences besides this one would be OK.
 | 
						|
define void @f7(i8 *%dst, i8 %val) {
 | 
						|
; CHECK-LABEL: f7:
 | 
						|
; CHECK: agfi %r2, 524288
 | 
						|
; CHECK: stc %r3, 0(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i8 *%dst, i64 524288
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the high end of the negative STCY range.
 | 
						|
define void @f8(i8 *%dst, i8 %val) {
 | 
						|
; CHECK-LABEL: f8:
 | 
						|
; CHECK: stcy %r3, -1(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i8 *%dst, i64 -1
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the low end of the STCY range.
 | 
						|
define void @f9(i8 *%dst, i8 %val) {
 | 
						|
; CHECK-LABEL: f9:
 | 
						|
; CHECK: stcy %r3, -524288(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i8 *%dst, i64 -524288
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the next byte down, which needs separate address logic.
 | 
						|
; Other sequences besides this one would be OK.
 | 
						|
define void @f10(i8 *%dst, i8 %val) {
 | 
						|
; CHECK-LABEL: f10:
 | 
						|
; CHECK: agfi %r2, -524289
 | 
						|
; CHECK: stc %r3, 0(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i8 *%dst, i64 -524289
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check that STC allows an index.
 | 
						|
define void @f11(i64 %dst, i64 %index, i8 %val) {
 | 
						|
; CHECK-LABEL: f11:
 | 
						|
; CHECK: stc %r4, 4095(%r3,%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %add1 = add i64 %dst, %index
 | 
						|
  %add2 = add i64 %add1, 4095
 | 
						|
  %ptr = inttoptr i64 %add2 to i8 *
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check that STCY allows an index.
 | 
						|
define void @f12(i64 %dst, i64 %index, i8 %val) {
 | 
						|
; CHECK-LABEL: f12:
 | 
						|
; CHECK: stcy %r4, 4096(%r3,%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %add1 = add i64 %dst, %index
 | 
						|
  %add2 = add i64 %add1, 4096
 | 
						|
  %ptr = inttoptr i64 %add2 to i8 *
 | 
						|
  store i8 %val, i8 *%ptr
 | 
						|
  ret void
 | 
						|
}
 |