mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-10 02:25:47 +00:00
7858e495e9
Summary: These processors will only be available for the integrated assembler at first (CodeGen will emit a fatal error saying they are not implemented). The intention is to work through the existing instructions and correctly annotate the ISA they were added in so that we have a sufficiently good base to start MIPS64r6 development. MIPS64r6 removes/re-encodes certain instructions and I believe it is best to define ISA's using set-union's as far as possible rather than using set-subtraction. Reviewers: vmedic Subscribers: emaste, llvm-commits Differential Revision: http://reviews.llvm.org/D3569 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@208221 91177308-0d34-0410-b5e6-96231b3b80d8
15 lines
374 B
ArmAsm
15 lines
374 B
ArmAsm
# Instructions that should be valid but currently fail for known reasons (e.g.
|
|
# they aren't implemented yet).
|
|
# This test is set up to XPASS if any instruction generates an encoding.
|
|
#
|
|
# RUN: not llvm-mc %s -triple=mips-unknown-linux -show-encoding -mcpu=mips3 | not FileCheck %s
|
|
# CHECK-NOT: encoding
|
|
# XFAIL: *
|
|
|
|
.set noat
|
|
lwc3 $10,-32265($k0)
|
|
tlbp
|
|
tlbr
|
|
tlbwi
|
|
tlbwr
|