Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-25 10:27:04 +00:00
Code Issues Projects Releases Wiki Activity
Files
7dd74ed8d8197fb4162c009e77fae7b988025482
llvm-6502/test/CodeGen
History
Bruno Cardoso Lopes 7dd74ed8d8 Add mips o32 tests again with the hope that the buildbot won't complaint again
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125316 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-10 23:37:20 +00:00
..
Alpha
…
ARM
PostRA antidependence breaker unit test for PR8986.
2011-02-08 17:42:05 +00:00
Blackfin
…
CBackend
…
CellSPU
Allow sign-extending of i8 and i16 to i128 on SPU.
2011-01-20 15:49:06 +00:00
CPP
…
Generic
fix rdar://8878965, a regression I introduced with the recent
2011-01-18 20:53:04 +00:00
MBlaze
…
Mips
Add mips o32 tests again with the hope that the buildbot won't complaint again
2011-02-10 23:37:20 +00:00
MSP430
…
PowerPC
…
PTX
ptx: add passing parameter to kernel functions
2011-02-10 12:01:24 +00:00
SPARC
Pass sret arguments through the stack instead of through registers in Sparc backend. It makes the code generated more compliant with the sparc32 ABI.
2011-01-22 13:05:16 +00:00
SystemZ
…
Thumb
Sorry, several patches in one.
2011-01-20 08:34:58 +00:00
Thumb2
Move a test that ended up in the wrong place.
2011-02-05 04:15:50 +00:00
X86
After 3-addressifying a two-address instruction, update the register maps; add a missing check when considering whether it's profitable to commute. rdar://8977508.
2011-02-10 02:20:55 +00:00
XCore
Add intrinsic for setc instruction on the XCore.
2011-02-09 13:22:12 +00:00
Powered by Gitea Version: 1.24.7 Page: 5863ms Template: 1929ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API