mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-10 18:34:09 +00:00
811ec1c92a
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26911 91177308-0d34-0410-b5e6-96231b3b80d8
64 lines
2.8 KiB
C++
64 lines
2.8 KiB
C++
//====- X86InstrMMX.td - Describe the X86 Instruction Set -------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the Evan Cheng and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the X86 MMX instruction set, defining the instructions,
|
|
// and properties of the instructions which are needed for code generation,
|
|
// machine code emission, and analysis.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Some 'special' instructions
|
|
def IMPLICIT_DEF_VR64 : I<0, Pseudo, (ops VR64:$dst),
|
|
"#IMPLICIT_DEF $dst",
|
|
[(set VR64:$dst, (v8i8 (undef)))]>,
|
|
Requires<[HasMMX]>;
|
|
|
|
def : Pat<(v4i16 (undef)), (IMPLICIT_DEF_VR64)>, Requires<[HasMMX]>;
|
|
def : Pat<(v2i32 (undef)), (IMPLICIT_DEF_VR64)>, Requires<[HasMMX]>;
|
|
|
|
def SCALAR_TO_VECTOR_V8I8 : I<0, Pseudo, (ops VR64:$dst, R8:$src),
|
|
"#SCALAR_TO_VECTOR $src",
|
|
[(set VR64:$dst,
|
|
(v8i8 (scalar_to_vector R8:$src)))]>,
|
|
Requires<[HasMMX]>;
|
|
|
|
def SCALAR_TO_VECTOR_V4I16 : I<0, Pseudo, (ops VR64:$dst, R16:$src),
|
|
"#SCALAR_TO_VECTOR $src",
|
|
[(set VR64:$dst,
|
|
(v4i16 (scalar_to_vector R16:$src)))]>,
|
|
Requires<[HasMMX]>;
|
|
|
|
def SCALAR_TO_VECTOR_V2I32 : I<0, Pseudo, (ops VR64:$dst, R32:$src),
|
|
"#SCALAR_TO_VECTOR $src",
|
|
[(set VR64:$dst,
|
|
(v2i32 (scalar_to_vector R32:$src)))]>,
|
|
Requires<[HasMMX]>;
|
|
|
|
// Move Instructions
|
|
def MOVD64rr : I<0x6E, MRMSrcReg, (ops VR64:$dst, R32:$src),
|
|
"movd {$src, $dst|$dst, $src}", []>, TB,
|
|
Requires<[HasMMX]>;
|
|
def MOVD64rm : I<0x6E, MRMSrcMem, (ops VR64:$dst, i32mem:$src),
|
|
"movd {$src, $dst|$dst, $src}", []>, TB,
|
|
Requires<[HasMMX]>;
|
|
def MOVD64mr : I<0x7E, MRMDestMem, (ops i32mem:$dst, VR64:$src),
|
|
"movd {$src, $dst|$dst, $src}", []>, TB,
|
|
Requires<[HasMMX]>;
|
|
|
|
def MOVQ64rr : I<0x6F, MRMSrcReg, (ops VR64:$dst, VR64:$src),
|
|
"movq {$src, $dst|$dst, $src}", []>, TB,
|
|
Requires<[HasMMX]>;
|
|
def MOVQ64rm : I<0x6F, MRMSrcMem, (ops VR64:$dst, i64mem:$src),
|
|
"movq {$src, $dst|$dst, $src}", []>, TB,
|
|
Requires<[HasMMX]>;
|
|
def MOVQ64mr : I<0x7F, MRMDestMem, (ops i64mem:$dst, VR64:$src),
|
|
"movq {$src, $dst|$dst, $src}", []>, TB,
|
|
Requires<[HasMMX]>;
|
|
|