Hal Finkel 827b7a070d Add support for the PowerPC-specific inline asm Z constraint and y modifier.
The Z constraint specifies an r+r memory address, and the y modifier expands
to the "r, r" in the asm string. For this initial implementation, the base
register is forced to r0 (which has the special meaning of 0 for r+r addressing
on PowerPC) and the full address is taken in the second register. In the
future, this should be improved.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@167388 91177308-0d34-0410-b5e6-96231b3b80d8
2012-11-05 18:18:42 +00:00
..
2011-05-02 15:58:16 +00:00
2012-06-19 21:46:25 +00:00
2010-03-28 07:58:37 +00:00
2012-10-11 15:38:20 +00:00
2012-10-05 13:32:38 +00:00
2012-08-28 02:10:15 +00:00
2011-05-02 15:58:16 +00:00
2012-08-28 02:10:33 +00:00
2010-11-14 22:22:14 +00:00
2012-10-16 13:30:53 +00:00
2012-06-04 17:36:38 +00:00