Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-06 05:26:33 +00:00
Code Issues Projects Releases Wiki Activity
Files
83ccd14228ed3b2458a59cc3b2ede763cad6fe50
llvm-6502/test/CodeGen
History
Evan Cheng 36a55023c1 Fix @llvm.frameaddress codegen. FP elimination optimization should be disabled when frame address is desired. Also add support for depth > 0.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@56683 91177308-0d34-0410-b5e6-96231b3b80d8
2008-09-26 19:48:35 +00:00
..
Alpha
allow this to pass.
2008-08-29 17:18:26 +00:00
ARM
Unallocatable registers do not have live intervals.
2008-09-17 18:36:25 +00:00
CBackend
In the CBackend, use casts to force integer add, subtract, and
2008-07-18 18:43:12 +00:00
CellSPU
Revert the "XFAIL" for the rotate_ops.ll testcase. Instead, mark ISD::ROTR
2008-08-31 02:59:23 +00:00
CPP
Put CPPBackend tests into their own directory and run them only if they're
2008-07-10 22:35:32 +00:00
Generic
Add a target triple; apparently LLVM doesn't use 64-bit
2008-09-08 20:16:18 +00:00
IA64
sabre brings to my attention that the 'tr' suffix is also obsolete
2008-05-20 21:00:03 +00:00
Mips
Added testcase for bswap allegrexel intrinsic
2008-09-15 19:38:11 +00:00
PowerPC
Remove SelectionDag early allocation of registers
2008-09-24 23:13:09 +00:00
SPARC
sabre brings to my attention that the 'tr' suffix is also obsolete
2008-05-20 21:00:03 +00:00
X86
Fix @llvm.frameaddress codegen. FP elimination optimization should be disabled when frame address is desired. Also add support for depth > 0.
2008-09-26 19:48:35 +00:00
Powered by Gitea Version: 1.24.4 Page: 2458ms Template: 402ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API