Cameron Zwarich 8ca814c4e0 Merge information about the number of zero, one, and sign bits of live-out ...

registers at phis. This enables us to eliminate a lot of pointless zexts during
the DAGCombine phase. This fixes <rdar://problem/8760114>.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@126380 91177308-0d34-0410-b5e6-96231b3b80d8

2011-02-24 10:00:25 +00:00

..

Alpha

…

ARM

Check only relevant strings in output to increase stability of the tests.

2011-02-23 22:35:57 +00:00

Blackfin

…

CBackend

…

CellSPU

fix visitShift to properly zero extend the shift amount if the provided operand

2011-02-13 09:02:52 +00:00

CPP

…

Generic

A fix for 9165.

2011-02-12 14:40:33 +00:00

MBlaze

fix visitShift to properly zero extend the shift amount if the provided operand

2011-02-13 09:02:52 +00:00

Mips

Disable this test for now...

2011-02-11 02:59:08 +00:00

MSP430

Enhance ComputeMaskedBits to know that aligned frameindexes

2011-02-13 22:25:43 +00:00

PowerPC

Restore the behavior of frame lowering before my refactoring.

2010-12-18 19:53:14 +00:00

PTX

ptx: add passing parameter to kernel functions

2011-02-10 12:01:24 +00:00

SPARC

Generate correct Sparc32 ABI compliant code for functions that return a struct.

2011-02-21 03:42:44 +00:00

SystemZ

…

Thumb

Sorry, several patches in one.

2011-01-20 08:34:58 +00:00

Thumb2

Move a test that ended up in the wrong place.

2011-02-05 04:15:50 +00:00

X86

Merge information about the number of zero, one, and sign bits of live-out

2011-02-24 10:00:25 +00:00

XCore

Add XCore intrinsic for clre instruction.

2011-02-23 18:52:05 +00:00