mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-02 07:32:52 +00:00
ebc3938ae7
When encoded to thumb, VFP instruction and VMOV/VDUP between scalar and core registers, must have their predicate bit to 0b1110. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184707 91177308-0d34-0410-b5e6-96231b3b80d8
10 lines
332 B
Plaintext
10 lines
332 B
Plaintext
# VMOV/VDUP between scalar and core registers with invalid predicate bits (pred != 0b1110)
|
|
|
|
# VMOV
|
|
# RUN: echo "0x00 0xde 0x10 0x0b" | llvm-mc -triple thumbv7 -disassemble 2>&1 | FileCheck %s
|
|
|
|
# VDUP
|
|
# RUN: echo "0xff 0xde 0xf0 0xfb" | llvm-mc -triple thumbv7 -disassemble 2>&1 | FileCheck %s
|
|
|
|
# CHECK: invalid instruction encoding
|