6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-23 20:29:30 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/Mips
History
Akira Hatanaka 997c5dead8 [mips] Define "trap" as a pseudo instruction that turns into "break 0, 0". 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190224 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-06 23:52:46 +00:00
..
AsmParser
[mips] Use ptr_rc to simplify definitions of base+index load/store instructions.
2013-08-28 00:55:15 +00:00
Disassembler
This patch adds support for microMIPS disassembler and disassembler make check tests.
2013-09-06 12:30:36 +00:00
InstPrinter
[mips] Make "b" (unconditional branch) a pseudo. "b" is an assembly idiom, which is
2013-09-06 23:40:15 +00:00
MCTargetDesc
Changed comment
2013-08-27 19:45:28 +00:00
TargetInfo
Move all of the header files which are involved in modelling the LLVM IR
2013-01-02 11:36:10 +00:00
CMakeLists.txt
Turn MipsOptimizeMathLibCalls into a target-independent scalar transform
2013-08-23 10:27:02 +00:00
LLVMBuild.txt
…
Makefile
Remove edis - the enhanced disassembler. Fixes PR14654.
2012-12-19 19:55:47 +00:00
MicroMipsInstrFormats.td
This patch adds support for microMIPS Move to/from HI/LO instructions. Test cases are included in patch.
2013-09-06 12:53:21 +00:00
MicroMipsInstrInfo.td
This patch adds support for microMIPS Multiply and Add/Sub instructions. Test cases are included in patch.
2013-09-06 13:08:00 +00:00
Mips16FrameLowering.cpp
Add the saving of S2. This is needed for some of the floating point
2013-08-04 23:56:53 +00:00
Mips16FrameLowering.h
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
2013-03-29 01:51:04 +00:00
Mips16HardFloat.cpp
Make sure we don't generate stubs for any of these functions because they
2013-09-01 04:12:59 +00:00
Mips16HardFloat.h
Checkin in of first of several patches to finish implementation of
2013-05-10 22:25:39 +00:00
Mips16InstrFormats.td
Create a pattern for the "trap" instruction.
2013-08-07 04:00:26 +00:00
Mips16InstrInfo.cpp
Remove unused stdio.h includes
2013-08-18 08:29:51 +00:00
Mips16InstrInfo.h
Clean up code for Mips16 large frame handling.
2013-08-04 01:13:25 +00:00
Mips16InstrInfo.td
[mips] Rename HIRegs and LORegs.
2013-08-14 00:47:08 +00:00
Mips16ISelDAGToDAG.cpp
Access the TargetLoweringInfo from the TargetMachine object instead of caching it. The TLI may change between functions. No functionality change.
2013-06-19 21:36:55 +00:00
Mips16ISelDAGToDAG.h
Track IR ordering of SelectionDAG nodes 2/4.
2013-05-25 02:42:55 +00:00
Mips16ISelLowering.cpp
Add another intrinsic that LLVM gives an incorrect prototype to.
2013-08-09 21:33:41 +00:00
Mips16ISelLowering.h
Mips: Remove global set.
2013-06-13 19:06:52 +00:00
Mips16RegisterInfo.cpp
Clean up code for Mips16 large frame handling.
2013-08-04 01:13:25 +00:00
Mips16RegisterInfo.h
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 07:04:14 +00:00
Mips64InstrInfo.td
[mips] Set instruction itineraries of loads, stores and conditional moves.
2013-09-06 23:28:24 +00:00
Mips.h
Turn MipsOptimizeMathLibCalls into a target-independent scalar transform
2013-08-23 10:27:02 +00:00
Mips.td
[Mips][msa] Added initial MSA support.
2013-08-13 20:54:07 +00:00
MipsAnalyzeImmediate.cpp
Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.
2013-05-24 22:23:49 +00:00
MipsAnalyzeImmediate.h
…
MipsAsmPrinter.cpp
[mips] Rename register classes CPURegs and CPU64Regs.
2013-08-06 23:08:38 +00:00
MipsAsmPrinter.h
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
MipsCallingConv.td
[mips] Add support for calling convention CC_MipsO32_FP64, which is used when the
2013-08-20 23:38:40 +00:00
MipsCodeEmitter.cpp
[mips] Define "trap" as a pseudo instruction that turns into "break 0, 0".
2013-09-06 23:52:46 +00:00
MipsCondMov.td
[mips] Set instruction itineraries of loads, stores and conditional moves.
2013-09-06 23:28:24 +00:00
MipsConstantIslandPass.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 07:04:14 +00:00
MipsDelaySlotFiller.cpp
Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid specifying the vector size.
2013-07-03 15:07:05 +00:00
MipsDSPInstrFormats.td
[mips] DSP-ASE move from HI/LO register instructions.
2013-04-18 00:52:44 +00:00
MipsDSPInstrInfo.td
[mips] Use ptr_rc to simplify definitions of base+index load/store instructions.
2013-08-28 00:55:15 +00:00
MipsFrameLowering.cpp
Move all of the header files which are involved in modelling the LLVM IR
2013-01-02 11:36:10 +00:00
MipsFrameLowering.h
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
2013-03-29 01:51:04 +00:00
MipsInstrFormats.td
[mips] Make "b" (unconditional branch) a pseudo. "b" is an assembly idiom, which is
2013-09-06 23:40:15 +00:00
MipsInstrFPU.td
[mips] Use ptr_rc to simplify definitions of base+index load/store instructions.
2013-08-28 00:55:15 +00:00
MipsInstrInfo.cpp
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
MipsInstrInfo.h
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
MipsInstrInfo.td
[mips] Define "trap" as a pseudo instruction that turns into "break 0, 0".
2013-09-06 23:52:46 +00:00
MipsISelDAGToDAG.cpp
[mips][msa] Added load/store intrinsics.
2013-08-28 12:04:29 +00:00
MipsISelDAGToDAG.h
[mips][msa] Added load/store intrinsics.
2013-08-28 12:04:29 +00:00
MipsISelLowering.cpp
Fix a problem with dual mips16/mips32 mode. When the underlying processor
2013-08-30 19:40:56 +00:00
MipsISelLowering.h
[mips][msa] Added bnz.df, bnz.v, bz.df, and bz.v
2013-08-28 12:14:50 +00:00
MipsJITInfo.cpp
[test commit] Minor comment change.
2013-07-24 13:02:35 +00:00
MipsJITInfo.h
…
MipsLongBranch.cpp
Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid specifying the vector size.
2013-07-04 01:31:24 +00:00
MipsMachineFunction.cpp
[mips] Rename register classes CPURegs and CPU64Regs.
2013-08-06 23:08:38 +00:00
MipsMachineFunction.h
[mips] Lower EH_RETURN.
2013-01-30 00:26:49 +00:00
MipsMCInstLower.cpp
…
MipsMCInstLower.h
…
MipsModuleISelDAGToDAG.cpp
This patch enables llvm to switch between compiling for mips32/mips64
2013-04-09 19:46:01 +00:00
MipsModuleISelDAGToDAG.h
This patch enables llvm to switch between compiling for mips32/mips64
2013-04-09 19:46:01 +00:00
MipsMSAInstrFormats.td
[mips][msa] Added bnz.df, bnz.v, bz.df, and bz.v
2013-08-28 12:14:50 +00:00
MipsMSAInstrInfo.td
[mips][msa] Indentation
2013-09-06 13:25:06 +00:00
MipsOs16.cpp
Add an option which permits the user to specify using a bitmask, that various
2013-08-20 20:53:09 +00:00
MipsOs16.h
This is for an experimental option -mips-os16. The idea is to compile all
2013-04-10 16:58:04 +00:00
MipsRegisterInfo.cpp
[mips][msa] Added cfcmsa, and ctcmsa
2013-08-28 10:26:24 +00:00
MipsRegisterInfo.h
[mips] Resolve register classes dynamically using ptr_rc to reduce the number of
2013-08-20 21:08:22 +00:00
MipsRegisterInfo.td
[mips][msa] Added cfcmsa, and ctcmsa
2013-08-28 10:26:24 +00:00
MipsRelocations.h
…
MipsSchedule.td
[mips] Define instruction itineraries IIArith and IILogic.
2013-07-31 00:55:34 +00:00
MipsSEFrameLowering.cpp
[mips] Define register class FGRH32 for the high half of the 64-bit floating
2013-08-20 22:58:56 +00:00
MipsSEFrameLowering.h
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
2013-03-29 01:51:04 +00:00
MipsSEInstrInfo.cpp
[mips][msa] Added cfcmsa, and ctcmsa
2013-08-28 10:26:24 +00:00
MipsSEInstrInfo.h
[mips] Add support for mfhc1 and mthc1.
2013-08-20 23:47:25 +00:00
MipsSEISelDAGToDAG.cpp
[mips][msa] Added load/store intrinsics.
2013-08-28 12:04:29 +00:00
MipsSEISelDAGToDAG.h
[mips][msa] Added load/store intrinsics.
2013-08-28 12:04:29 +00:00
MipsSEISelLowering.cpp
Fix a problem with dual mips16/mips32 mode. When the underlying processor
2013-08-30 19:40:56 +00:00
MipsSEISelLowering.h
[mips][msa] Added bnz.df, bnz.v, bz.df, and bz.v
2013-08-28 12:14:50 +00:00
MipsSelectionDAGInfo.cpp
…
MipsSelectionDAGInfo.h
…
MipsSERegisterInfo.cpp
[mips] Rename register classes CPURegs and CPU64Regs.
2013-08-06 23:08:38 +00:00
MipsSERegisterInfo.h
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 07:04:14 +00:00
MipsSubtarget.cpp
Fix a problem with dual mips16/mips32 mode. When the underlying processor
2013-08-30 19:40:56 +00:00
MipsSubtarget.h
Fix a problem with dual mips16/mips32 mode. When the underlying processor
2013-08-30 19:40:56 +00:00
MipsTargetMachine.cpp
Turn MipsOptimizeMathLibCalls into a target-independent scalar transform
2013-08-23 10:27:02 +00:00
MipsTargetMachine.h
[mips] Implement MipsTargetMachine::getInstrItineraryData().
2013-07-12 23:33:22 +00:00
MipsTargetObjectFile.cpp
This is a resubmittal. For some reason it broke the bots yesterday
2013-01-18 21:20:38 +00:00
MipsTargetObjectFile.h
This is a resubmittal. For some reason it broke the bots yesterday
2013-01-18 21:20:38 +00:00