mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	The PPC64 backend had patterns for i32 <-> i64 extensions and truncations that would leave self-moves in the final assembly. Replacing those patterns with ones based on the SUBREG builtins yields better-looking code. Thanks to Jakob and Owen for their suggestions in this matter. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@158283 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			80 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			80 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v128:128:128-n32:64"
 | |
| target triple = "powerpc64-unknown-freebsd10.0"
 | |
| ; RUN: llc < %s -march=ppc64 | FileCheck %s
 | |
| 
 | |
| @a = common global i32 0, align 4
 | |
| 
 | |
| define void @test1(i32 %c) nounwind {
 | |
| entry:
 | |
|   br label %for.body
 | |
| 
 | |
| for.body:                                         ; preds = %for.body, %entry
 | |
|   %i.01 = phi i32 [ 0, %entry ], [ %inc, %for.body ]
 | |
|   %0 = load volatile i32* @a, align 4, !tbaa !0
 | |
|   %add = add nsw i32 %0, %c
 | |
|   store volatile i32 %add, i32* @a, align 4, !tbaa !0
 | |
|   %inc = add nsw i32 %i.01, 1
 | |
|   %exitcond = icmp eq i32 %inc, 2048
 | |
|   br i1 %exitcond, label %for.end, label %for.body
 | |
| 
 | |
| for.end:                                          ; preds = %for.body
 | |
|   ret void
 | |
| ; CHECK: @test1
 | |
| ; CHECK-NOT: or 3, 3, 3
 | |
| ; CHECK: mtctr
 | |
| ; CHECK-NOT: addi
 | |
| ; CHECK-NOT: cmplwi
 | |
| ; CHECK: bdnz
 | |
| }
 | |
| 
 | |
| define void @test2(i32 %c, i32 %d) nounwind {
 | |
| entry:
 | |
|   %cmp1 = icmp sgt i32 %d, 0
 | |
|   br i1 %cmp1, label %for.body, label %for.end
 | |
| 
 | |
| for.body:                                         ; preds = %entry, %for.body
 | |
|   %i.02 = phi i32 [ %inc, %for.body ], [ 0, %entry ]
 | |
|   %0 = load volatile i32* @a, align 4, !tbaa !0
 | |
|   %add = add nsw i32 %0, %c
 | |
|   store volatile i32 %add, i32* @a, align 4, !tbaa !0
 | |
|   %inc = add nsw i32 %i.02, 1
 | |
|   %exitcond = icmp eq i32 %inc, %d
 | |
|   br i1 %exitcond, label %for.end, label %for.body
 | |
| 
 | |
| for.end:                                          ; preds = %for.body, %entry
 | |
|   ret void
 | |
| ; CHECK: @test2
 | |
| ; CHECK: mtctr
 | |
| ; CHECK-NOT: addi
 | |
| ; CHECK-NOT: cmplwi
 | |
| ; CHECK: bdnz
 | |
| }
 | |
| 
 | |
| define void @test3(i32 %c, i32 %d) nounwind {
 | |
| entry:
 | |
|   %cmp1 = icmp sgt i32 %d, 0
 | |
|   br i1 %cmp1, label %for.body, label %for.end
 | |
| 
 | |
| for.body:                                         ; preds = %entry, %for.body
 | |
|   %i.02 = phi i32 [ %inc, %for.body ], [ 0, %entry ]
 | |
|   %mul = mul nsw i32 %i.02, %c
 | |
|   %0 = load volatile i32* @a, align 4, !tbaa !0
 | |
|   %add = add nsw i32 %0, %mul
 | |
|   store volatile i32 %add, i32* @a, align 4, !tbaa !0
 | |
|   %inc = add nsw i32 %i.02, 1
 | |
|   %exitcond = icmp eq i32 %inc, %d
 | |
|   br i1 %exitcond, label %for.end, label %for.body
 | |
| 
 | |
| for.end:                                          ; preds = %for.body, %entry
 | |
|   ret void
 | |
| ; CHECK: @test3
 | |
| ; CHECK: mtctr
 | |
| ; CHECK-NOT: addi
 | |
| ; CHECK-NOT: cmplwi
 | |
| ; CHECK: bdnz
 | |
| }
 | |
| 
 | |
| !0 = metadata !{metadata !"int", metadata !1}
 | |
| !1 = metadata !{metadata !"omnipotent char", metadata !2}
 | |
| !2 = metadata !{metadata !"Simple C/C++ TBAA"}
 |