mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-10-31 08:16:47 +00:00
b453e16855
for a wider range of GOT entries that can hold thread-relative offsets. This matches the behavior of GCC, which was not documented in the PPC64 TLS ABI. The ABI will be updated with the new code sequence. Former sequence: ld 9,x@got@tprel(2) add 9,9,x@tls New sequence: addis 9,2,x@got@tprel@ha ld 9,x@got@tprel@l(9) add 9,9,x@tls Note that a linker optimization exists to transform the new sequence into the shorter sequence when appropriate, by replacing the addis with a nop and modifying the base register and relocation type of the ld. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170209 91177308-0d34-0410-b5e6-96231b3b80d8
37 lines
1.1 KiB
LLVM
37 lines
1.1 KiB
LLVM
; RUN: llc -mcpu=pwr7 -O0 -filetype=obj %s -o - | \
|
|
; RUN: elf-dump --dump-section-data | FileCheck %s
|
|
|
|
; Test correct relocation generation for thread-local storage
|
|
; using the initial-exec model and integrated assembly.
|
|
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
@a = external thread_local global i32
|
|
|
|
define signext i32 @main() nounwind {
|
|
entry:
|
|
%retval = alloca i32, align 4
|
|
store i32 0, i32* %retval
|
|
%0 = load i32* @a, align 4
|
|
ret i32 %0
|
|
}
|
|
|
|
; Verify generation of R_PPC64_GOT_TPREL16_DS and R_PPC64_TLS for
|
|
; accessing external variable a.
|
|
;
|
|
; CHECK: '.rela.text'
|
|
; CHECK: Relocation 0
|
|
; CHECK-NEXT: 'r_offset'
|
|
; CHECK-NEXT: 'r_sym', 0x[[SYM1:[0-9a-f]+]]
|
|
; CHECK-NEXT: 'r_type', 0x0000005a
|
|
; CHECK: Relocation 1
|
|
; CHECK-NEXT: 'r_offset'
|
|
; CHECK-NEXT: 'r_sym', 0x[[SYM1]]
|
|
; CHECK-NEXT: 'r_type', 0x00000058
|
|
; CHECK: Relocation 2
|
|
; CHECK-NEXT: 'r_offset'
|
|
; CHECK-NEXT: 'r_sym', 0x[[SYM1]]
|
|
; CHECK-NEXT: 'r_type', 0x00000043
|
|
|