| .. |
|
absaddr-store.ll
|
Hexagon: Use multiclass for absolute addressing mode stores.
|
2013-02-05 18:15:34 +00:00 |
|
absimm.ll
|
|
|
|
adde.ll
|
|
|
|
always-ext.ll
|
|
|
|
args.ll
|
|
|
|
ashift-left-right.ll
|
|
|
|
block-addr.ll
|
|
|
|
BranchPredict.ll
|
|
|
|
cext-check.ll
|
|
|
|
cext-valid-packet1.ll
|
|
|
|
cext-valid-packet2.ll
|
|
|
|
cmp_pred2.ll
|
|
|
|
cmp_pred_reg.ll
|
|
|
|
cmp_pred.ll
|
|
|
|
cmp-to-genreg.ll
|
|
|
|
cmp-to-predreg.ll
|
|
|
|
cmpb_pred.ll
|
TBAA: remove !tbaa from testing cases if not used.
|
2013-04-30 17:52:57 +00:00 |
|
combine_ir.ll
|
Hexagon - Add peephole optimizations for zero extends.
|
2013-05-02 20:22:51 +00:00 |
|
combine.ll
|
|
|
|
convertdptoint.ll
|
|
|
|
convertdptoll.ll
|
|
|
|
convertsptoint.ll
|
|
|
|
convertsptoll.ll
|
|
|
|
ctlz-cttz-ctpop.ll
|
Hexagon: Expand cttz, ctlz, and ctpop for now.
|
2013-02-21 19:39:40 +00:00 |
|
dadd.ll
|
|
|
|
dmul.ll
|
|
|
|
double.ll
|
|
|
|
doubleconvert-ieee-rnd-near.ll
|
|
|
|
dsub.ll
|
|
|
|
dualstore.ll
|
Hexagon: Add encoding bits to the TFR64 instructions.
|
2013-03-05 18:42:28 +00:00 |
|
extload-combine.ll
|
|
|
|
fadd.ll
|
|
|
|
fcmp.ll
|
Hexagon V5 FP Support.
|
2012-05-10 20:20:25 +00:00 |
|
float.ll
|
|
|
|
floatconvert-ieee-rnd-near.ll
|
Enable all Hexagon tests.
|
2012-05-15 16:13:12 +00:00 |
|
fmul.ll
|
Hexagon V5 FP Support.
|
2012-05-10 20:20:25 +00:00 |
|
frame.ll
|
|
|
|
fsub.ll
|
Hexagon V5 FP Support.
|
2012-05-10 20:20:25 +00:00 |
|
fusedandshift.ll
|
|
|
|
gp-plus-offset-load.ll
|
|
|
|
gp-plus-offset-store.ll
|
Hexagon: Use absolute addressing mode loads/stores for global+offset
|
2013-02-13 21:38:46 +00:00 |
|
gp-rel.ll
|
Hexagon: Use multiclass for gp-relative instructions.
|
2013-03-28 16:25:57 +00:00 |
|
hwloop-cleanup.ll
|
|
|
|
hwloop-const.ll
|
TBAA: remove !tbaa from testing cases if not used.
|
2013-04-30 17:52:57 +00:00 |
|
hwloop-dbg.ll
|
|
|
|
hwloop-le.ll
|
|
|
|
hwloop-lt1.ll
|
Extend Hexagon hardware loop generation to handle various additional cases:
|
2013-02-11 21:37:55 +00:00 |
|
hwloop-lt.ll
|
|
|
|
hwloop-ne.ll
|
|
|
|
i1_VarArg.ll
|
|
|
|
i8_VarArg.ll
|
|
|
|
i16_VarArg.ll
|
|
|
|
idxload-with-zero-offset.ll
|
|
|
|
indirect-br.ll
|
Hexagon: Add support to lower block address.
|
2013-03-07 19:10:28 +00:00 |
|
lit.local.cfg
|
Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu
|
2012-03-25 09:02:19 +00:00 |
|
macint.ll
|
|
|
|
memops1.ll
|
Hexagon: Add and enable memops setbit, clrbit, &,|,+,- for byte, short, and word.
|
2013-03-22 18:41:34 +00:00 |
|
memops2.ll
|
|
|
|
memops3.ll
|
TBAA: remove !tbaa from testing cases if not used.
|
2013-04-30 17:52:57 +00:00 |
|
memops.ll
|
|
|
|
misaligned-access.ll
|
|
|
|
mpy.ll
|
|
|
|
newvaluejump2.ll
|
Support for Hexagon feature, New Value Jump.
|
2012-05-12 05:10:30 +00:00 |
|
newvaluejump.ll
|
|
|
|
newvaluestore.ll
|
Porting Hexagon MI Scheduler to the new API.
|
2012-09-04 14:49:56 +00:00 |
|
opt-fabs.ll
|
|
|
|
opt-fneg.ll
|
|
|
|
packetize_cond_inst.ll
|
|
|
|
postinc-load.ll
|
In hexagon convertToHardwareLoop, don't deref end() iterator
|
2012-12-07 21:03:15 +00:00 |
|
postinc-store.ll
|
Hexagon: Add testcase for post-increment store instructions.
|
2013-02-05 18:23:51 +00:00 |
|
pred-absolute-store.ll
|
|
|
|
pred-gp.ll
|
|
|
|
pred-instrs.ll
|
|
|
|
predicate-copy.ll
|
|
|
|
remove_lsr.ll
|
|
|
|
simpletailcall.ll
|
|
|
|
split-const32-const64.ll
|
Hexagon: Fix Small Data support to handle -G 0 correctly.
|
2013-05-07 19:53:00 +00:00 |
|
static.ll
|
|
|
|
struct_args_large.ll
|
|
|
|
struct_args.ll
|
Hexagon: Add V4 combine instructions and some more Def Pats for V2.
|
2013-02-04 15:52:56 +00:00 |
|
sube.ll
|
Hexagon: Expand addc, adde, subc and sube.
|
2013-03-05 19:04:47 +00:00 |
|
tfr-to-combine.ll
|
|
|
|
union-1.ll
|
|
|
|
vaddh.ll
|
|
|
|
validate-offset.ll
|
|
|
|
zextloadi1.ll
|
Hexagon: Add patterns for zero extended loads from i1->i64.
|
2013-03-08 14:15:15 +00:00 |
