mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-10 02:25:47 +00:00
value. Both signed and unsigned types can be used, e.g PackedVector<signed, 2> vec; will create a vector accepting values -2, -1, 0, 1. Any other value will hit an assertion. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@132325 91177308-0d34-0410-b5e6-96231b3b80d8