Juergen Ributzka d01f1c4054 [FastISel][X86] Only fold the cmp into the select when both instructions are in the same basic block. ...

If the cmp is in a different basic block, then it is possible that not all
operands of that compare have defined registers. This can happen when one of
the operands to the cmp is a load and the load gets folded into the cmp. In
this case FastISel will skip the load instruction and the vreg is never
defined.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@211730 91177308-0d34-0410-b5e6-96231b3b80d8

2014-06-25 20:06:12 +00:00

..

Analysis

…

Assembler

Add some test files for r211710.

2014-06-25 15:41:39 +00:00

Bindings

…

Bitcode

Add some test files for r211710.

2014-06-25 15:41:39 +00:00

BugPoint

…

CodeGen

[FastISel][X86] Only fold the cmp into the select when both instructions are in the same basic block.

2014-06-25 20:06:12 +00:00

DebugInfo

Revert "PR20038: DebugInfo: Inlined call sites where the caller has debug info but the call itself has no debug location."

2014-06-25 18:20:54 +00:00

ExecutionEngine

[RuntimeDyld] Support more PPC64 relocations

2014-06-20 17:51:47 +00:00

Feature

…

FileCheck

…

Instrumentation

[msan] Fix bad interaction between with-calls mode and chained origin tracking.

2014-06-25 14:41:57 +00:00

Integer

…

JitListener

…

Linker

…

LTO

Change the default input for llvm-nm to be a.out instead of standard input

2014-06-23 20:27:53 +00:00

MC

ldr-pseudo-obj-errors.s: Fix silly copypasto.

2014-06-24 23:18:07 +00:00

Object

nm-trivial-object.test requires shell since Lit internal runner isn't capable of chdir.

2014-06-23 21:07:04 +00:00

Other

Change the default input for llvm-nm to be a.out instead of standard input

2014-06-23 20:27:53 +00:00

TableGen

…

tools

Do not XFAIL test/tools/llvm-cov tests on powerpc64le

2014-06-18 15:52:18 +00:00

Transforms

Add Rpass-missed and Rpass-analysis reports to the loop vectorizer. The remarks give the vector width of vectorized loops and a brief analysis of loops that fail to be vectorized. For example, an analysis will be generated for loops containing control flow that cannot be simplified to a select. The optimization remarks also give the debug location of expressions that cannot be vectorized, for example the location of an unvectorizable call.

2014-06-25 17:50:15 +00:00

Unit

…

Verifier

[ValueTracking] Extend range metadata to call/invoke

2014-06-19 16:50:16 +00:00

YAMLParser

…

.clang-format

…

CMakeLists.txt

…

lit.cfg

Delete utils/FileUpdate.

2014-06-23 17:58:39 +00:00

lit.site.cfg.in

…

Makefile

…

Makefile.tests

…

TestRunner.sh

…