mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	that control, individually, all of the disparate things it was controlling. At the same time move a FIXME in the Hexagon port to a new subtarget function that will enable a user of the machine scheduler to avoid using the source scheduler for pre-RA-scheduling. The FIXME would have this removed, but involves either testcase changes or adding -pre-RA-sched=source to a few testcases. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@231980 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			50 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			50 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
| //===-- TargetSubtargetInfo.cpp - General Target Information ---------------==//
 | |
| //
 | |
| //                     The LLVM Compiler Infrastructure
 | |
| //
 | |
| // This file is distributed under the University of Illinois Open Source
 | |
| // License. See LICENSE.TXT for details.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| //
 | |
| // This file describes the general parts of a Subtarget.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| 
 | |
| #include "llvm/Support/CommandLine.h"
 | |
| #include "llvm/ADT/SmallVector.h"
 | |
| #include "llvm/Target/TargetSubtargetInfo.h"
 | |
| using namespace llvm;
 | |
| 
 | |
| //---------------------------------------------------------------------------
 | |
| // TargetSubtargetInfo Class
 | |
| //
 | |
| TargetSubtargetInfo::TargetSubtargetInfo() {}
 | |
| 
 | |
| TargetSubtargetInfo::~TargetSubtargetInfo() {}
 | |
| 
 | |
| bool TargetSubtargetInfo::enableAtomicExpand() const {
 | |
|   return true;
 | |
| }
 | |
| 
 | |
| bool TargetSubtargetInfo::enableMachineScheduler() const {
 | |
|   return false;
 | |
| }
 | |
| 
 | |
| bool TargetSubtargetInfo::enableJoinGlobalCopies() const {
 | |
|   return enableMachineScheduler();
 | |
| }
 | |
| 
 | |
| bool TargetSubtargetInfo::enableRALocalReassignment(
 | |
|     CodeGenOpt::Level OptLevel) const {
 | |
|   return true;
 | |
| }
 | |
| 
 | |
| bool TargetSubtargetInfo::enablePostMachineScheduler() const {
 | |
|   return getSchedModel().PostRAScheduler;
 | |
| }
 | |
| 
 | |
| bool TargetSubtargetInfo::useAA() const {
 | |
|   return false;
 | |
| }
 |