Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-02 21:17:17 +00:00
Code Issues Projects Releases Wiki Activity
Files
ad626132a9fea9f82065610bae552200d8cb1545
llvm-6502/test/CodeGen
History
Andrew Trick ad626132a9 Reenable, improve, and add MI-Sched unit tests.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184134 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-17 21:45:16 +00:00
..
AArch64
…
ARM
Switch spill weights from a basic loop depth estimation to BlockFrequencyInfo.
2013-06-17 19:00:36 +00:00
CPP
…
Generic
…
Hexagon
…
Inputs
…
MBlaze
…
Mips
[mips] Add an IR transformation pass that optimizes calls to sqrt.
2013-06-11 22:21:44 +00:00
MSP430
…
NVPTX
[NVPTX] Remove old CONST_NOT_GEN address space that is not being used anymore and causes constants to be emitted in the global address space
2013-06-10 13:29:47 +00:00
PowerPC
[PowerPC] Disable fast-isel for existing -O0 tests for PowerPC.
2013-06-13 20:23:34 +00:00
R600
R600: PV stores Reg id, not index
2013-06-17 20:16:40 +00:00
SI
…
SPARC
Switch spill weights from a basic loop depth estimation to BlockFrequencyInfo.
2013-06-17 19:00:36 +00:00
SystemZ
…
Thumb
…
Thumb2
Cortex-R5 can issue Thumb2 integer division instructions.
2013-06-04 22:52:09 +00:00
X86
Reenable, improve, and add MI-Sched unit tests.
2013-06-17 21:45:16 +00:00
XCore
…
Powered by Gitea Version: 1.24.6 Page: 1615ms Template: 196ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API