mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-03 14:21:30 +00:00
d8149c1bef
parameters if SM >= 2.0 - Update test cases to be more robust against register allocation changes - Bump up the number of registers to 128 per type - Include Python script to re-generate register file with any number of registers git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@133736 91177308-0d34-0410-b5e6-96231b3b80d8
24 lines
898 B
LLVM
24 lines
898 B
LLVM
; RUN: llc < %s -march=ptx32 -mattr=sm20 | FileCheck %s
|
|
|
|
%complex = type { float, float }
|
|
|
|
define ptx_device %complex @complex_add(%complex %a, %complex %b) {
|
|
entry:
|
|
; CHECK: ld.param.f32 r[[R0:[0-9]+]], [__param_1];
|
|
; CHECK-NEXT: ld.param.f32 r[[R2:[0-9]+]], [__param_3];
|
|
; CHECK-NEXT: ld.param.f32 r[[R1:[0-9]+]], [__param_2];
|
|
; CHECK-NEXT: ld.param.f32 r[[R3:[0-9]+]], [__param_4];
|
|
; CHECK-NEXT: add.rn.f32 r[[R0]], r[[R0]], r[[R2]];
|
|
; CHECK-NEXT: add.rn.f32 r[[R1]], r[[R1]], r[[R3]];
|
|
; CHECK-NEXT: ret;
|
|
%a.real = extractvalue %complex %a, 0
|
|
%a.imag = extractvalue %complex %a, 1
|
|
%b.real = extractvalue %complex %b, 0
|
|
%b.imag = extractvalue %complex %b, 1
|
|
%ret.real = fadd float %a.real, %b.real
|
|
%ret.imag = fadd float %a.imag, %b.imag
|
|
%ret.0 = insertvalue %complex undef, float %ret.real, 0
|
|
%ret.1 = insertvalue %complex %ret.0, float %ret.imag, 1
|
|
ret %complex %ret.1
|
|
}
|