mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-23 20:29:30 +00:00
d9b35435b8
These will be used for custom lowering and for library implementations of various math functions, so it's useful to expose these as builtins. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@211247 91177308-0d34-0410-b5e6-96231b3b80d8
73 lines
2.7 KiB
TableGen
73 lines
2.7 KiB
TableGen
//===- IntrinsicsR600.td - Defines R600 intrinsics ---------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines all of the R600-specific intrinsics.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
let TargetPrefix = "r600" in {
|
|
|
|
class R600ReadPreloadRegisterIntrinsic<string name>
|
|
: Intrinsic<[llvm_i32_ty], [], [IntrNoMem]>,
|
|
GCCBuiltin<name>;
|
|
|
|
multiclass R600ReadPreloadRegisterIntrinsic_xyz<string prefix> {
|
|
def _x : R600ReadPreloadRegisterIntrinsic<!strconcat(prefix, "_x")>;
|
|
def _y : R600ReadPreloadRegisterIntrinsic<!strconcat(prefix, "_y")>;
|
|
def _z : R600ReadPreloadRegisterIntrinsic<!strconcat(prefix, "_z")>;
|
|
}
|
|
|
|
defm int_r600_read_global_size : R600ReadPreloadRegisterIntrinsic_xyz <
|
|
"__builtin_r600_read_global_size">;
|
|
defm int_r600_read_local_size : R600ReadPreloadRegisterIntrinsic_xyz <
|
|
"__builtin_r600_read_local_size">;
|
|
defm int_r600_read_ngroups : R600ReadPreloadRegisterIntrinsic_xyz <
|
|
"__builtin_r600_read_ngroups">;
|
|
defm int_r600_read_tgid : R600ReadPreloadRegisterIntrinsic_xyz <
|
|
"__builtin_r600_read_tgid">;
|
|
defm int_r600_read_tidig : R600ReadPreloadRegisterIntrinsic_xyz <
|
|
"__builtin_r600_read_tidig">;
|
|
|
|
} // End TargetPrefix = "r600"
|
|
|
|
let TargetPrefix = "AMDGPU" in {
|
|
def int_AMDGPU_div_scale :
|
|
Intrinsic<[llvm_anyfloat_ty, llvm_i1_ty],
|
|
[LLVMMatchType<0>, LLVMMatchType<0>], [IntrNoMem]>,
|
|
GCCBuiltin<"__builtin_amdgpu_div_scale">;
|
|
|
|
def int_AMDGPU_div_fmas :
|
|
Intrinsic<[llvm_anyfloat_ty],
|
|
[LLVMMatchType<0>, LLVMMatchType<0>, LLVMMatchType<0>],
|
|
[IntrNoMem]>,
|
|
GCCBuiltin<"__builtin_amdgpu_div_fmas">;
|
|
|
|
def int_AMDGPU_div_fixup :
|
|
Intrinsic<[llvm_anyfloat_ty],
|
|
[LLVMMatchType<0>, LLVMMatchType<0>, LLVMMatchType<0>], [IntrNoMem]>,
|
|
GCCBuiltin<"__builtin_amdgpu_div_fixup">;
|
|
|
|
def int_AMDGPU_trig_preop :
|
|
Intrinsic<[llvm_anyfloat_ty],
|
|
[LLVMMatchType<0>, llvm_i32_ty], [IntrNoMem]>,
|
|
GCCBuiltin<"__builtin_amdgpu_trig_preop">;
|
|
|
|
def int_AMDGPU_rcp :
|
|
Intrinsic<[llvm_anyfloat_ty],
|
|
[LLVMMatchType<0>], [IntrNoMem]>,
|
|
GCCBuiltin<"__builtin_amdgpu_rcp">;
|
|
|
|
def int_AMDGPU_rsq :
|
|
Intrinsic<[llvm_anyfloat_ty],
|
|
[LLVMMatchType<0>], [IntrNoMem]>,
|
|
GCCBuiltin<"__builtin_amdgpu_rsq">;
|
|
|
|
|
|
} // End TargetPrefix = "AMDGPU"
|