mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-10-30 16:17:05 +00:00
ceb9150268
Summary: I don't know why every singled backend had to redeclare its own DataLayout. There was a virtual getDataLayout() on the common base TargetMachine, the default implementation returned nullptr. It was not clear from this that we could assume at call site that a DataLayout will be available with each Target. Now getDataLayout() is no longer virtual and return a pointer to the DataLayout member of the common base TargetMachine. I plan to turn it into a reference in a future patch. The only backend that didn't have a DataLayout previsouly was the CPPBackend. It now initializes the default DataLayout. This commit is NFC for all the other backends. Test Plan: clang+llvm ninja check-all Reviewers: echristo Subscribers: jfb, jholewinski, llvm-commits Differential Revision: http://reviews.llvm.org/D8243 From: Mehdi Amini <mehdi.amini@apple.com> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@231987 91177308-0d34-0410-b5e6-96231b3b80d8
91 lines
2.8 KiB
C++
91 lines
2.8 KiB
C++
//===-- XCoreTargetMachine.cpp - Define TargetMachine for XCore -----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "XCoreTargetMachine.h"
|
|
#include "XCoreTargetObjectFile.h"
|
|
#include "XCoreTargetTransformInfo.h"
|
|
#include "XCore.h"
|
|
#include "llvm/CodeGen/Passes.h"
|
|
#include "llvm/IR/Module.h"
|
|
#include "llvm/IR/LegacyPassManager.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
using namespace llvm;
|
|
|
|
/// XCoreTargetMachine ctor - Create an ILP32 architecture model
|
|
///
|
|
XCoreTargetMachine::XCoreTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL)
|
|
: LLVMTargetMachine(
|
|
T, "e-m:e-p:32:32-i1:8:32-i8:8:32-i16:16:32-i64:32-f64:32-a:0:32-n32",
|
|
TT, CPU, FS, Options, RM, CM, OL),
|
|
TLOF(make_unique<XCoreTargetObjectFile>()),
|
|
Subtarget(TT, CPU, FS, *this) {
|
|
initAsmInfo();
|
|
}
|
|
|
|
XCoreTargetMachine::~XCoreTargetMachine() {}
|
|
|
|
namespace {
|
|
/// XCore Code Generator Pass Configuration Options.
|
|
class XCorePassConfig : public TargetPassConfig {
|
|
public:
|
|
XCorePassConfig(XCoreTargetMachine *TM, PassManagerBase &PM)
|
|
: TargetPassConfig(TM, PM) {}
|
|
|
|
XCoreTargetMachine &getXCoreTargetMachine() const {
|
|
return getTM<XCoreTargetMachine>();
|
|
}
|
|
|
|
void addIRPasses() override;
|
|
bool addPreISel() override;
|
|
bool addInstSelector() override;
|
|
void addPreEmitPass() override;
|
|
};
|
|
} // namespace
|
|
|
|
TargetPassConfig *XCoreTargetMachine::createPassConfig(PassManagerBase &PM) {
|
|
return new XCorePassConfig(this, PM);
|
|
}
|
|
|
|
void XCorePassConfig::addIRPasses() {
|
|
addPass(createAtomicExpandPass(&getXCoreTargetMachine()));
|
|
|
|
TargetPassConfig::addIRPasses();
|
|
}
|
|
|
|
bool XCorePassConfig::addPreISel() {
|
|
addPass(createXCoreLowerThreadLocalPass());
|
|
return false;
|
|
}
|
|
|
|
bool XCorePassConfig::addInstSelector() {
|
|
addPass(createXCoreISelDag(getXCoreTargetMachine(), getOptLevel()));
|
|
return false;
|
|
}
|
|
|
|
void XCorePassConfig::addPreEmitPass() {
|
|
addPass(createXCoreFrameToArgsOffsetEliminationPass(), false);
|
|
}
|
|
|
|
// Force static initialization.
|
|
extern "C" void LLVMInitializeXCoreTarget() {
|
|
RegisterTargetMachine<XCoreTargetMachine> X(TheXCoreTarget);
|
|
}
|
|
|
|
TargetIRAnalysis XCoreTargetMachine::getTargetIRAnalysis() {
|
|
return TargetIRAnalysis(
|
|
[this](Function &) { return TargetTransformInfo(XCoreTTIImpl(this)); });
|
|
}
|