mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	This update was done with the following bash script:
  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			79 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			79 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; Test 64-bit GPR stores.
 | 
						|
;
 | 
						|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
 | 
						|
 | 
						|
; Check STG with no displacement.
 | 
						|
define void @f1(i64 *%dst, i64 %val) {
 | 
						|
; CHECK-LABEL: f1:
 | 
						|
; CHECK: stg %r3, 0(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  store i64 %val, i64 *%dst
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the high end of the aligned STG range.
 | 
						|
define void @f2(i64 *%dst, i64 %val) {
 | 
						|
; CHECK-LABEL: f2:
 | 
						|
; CHECK: stg %r3, 524280(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i64 *%dst, i64 65535
 | 
						|
  store i64 %val, i64 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the next doubleword up, which needs separate address logic.
 | 
						|
; Other sequences besides this one would be OK.
 | 
						|
define void @f3(i64 *%dst, i64 %val) {
 | 
						|
; CHECK-LABEL: f3:
 | 
						|
; CHECK: agfi %r2, 524288
 | 
						|
; CHECK: stg %r3, 0(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i64 *%dst, i64 65536
 | 
						|
  store i64 %val, i64 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the high end of the negative aligned STG range.
 | 
						|
define void @f4(i64 *%dst, i64 %val) {
 | 
						|
; CHECK-LABEL: f4:
 | 
						|
; CHECK: stg %r3, -8(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i64 *%dst, i64 -1
 | 
						|
  store i64 %val, i64 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the low end of the STG range.
 | 
						|
define void @f5(i64 *%dst, i64 %val) {
 | 
						|
; CHECK-LABEL: f5:
 | 
						|
; CHECK: stg %r3, -524288(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i64 *%dst, i64 -65536
 | 
						|
  store i64 %val, i64 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check the next doubleword down, which needs separate address logic.
 | 
						|
; Other sequences besides this one would be OK.
 | 
						|
define void @f6(i64 *%dst, i64 %val) {
 | 
						|
; CHECK-LABEL: f6:
 | 
						|
; CHECK: agfi %r2, -524296
 | 
						|
; CHECK: stg %r3, 0(%r2)
 | 
						|
; CHECK: br %r14
 | 
						|
  %ptr = getelementptr i64 *%dst, i64 -65537
 | 
						|
  store i64 %val, i64 *%ptr
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Check that STG allows an index.
 | 
						|
define void @f7(i64 %dst, i64 %index, i64 %val) {
 | 
						|
; CHECK-LABEL: f7:
 | 
						|
; CHECK: stg %r4, 524287({{%r3,%r2|%r2,%r3}})
 | 
						|
; CHECK: br %r14
 | 
						|
  %add1 = add i64 %dst, %index
 | 
						|
  %add2 = add i64 %add1, 524287
 | 
						|
  %ptr = inttoptr i64 %add2 to i64 *
 | 
						|
  store i64 %val, i64 *%ptr
 | 
						|
  ret void
 | 
						|
}
 |