mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-10-31 08:16:47 +00:00
d84561bf69
In a previous iteration of the pass, we would try to compensate for writeback by updating later instructions and/or inserting a SUBS to reset the base register if necessary. Since such a SUBS sets the condition flags it's not generally safe to do this. For now, only merge LDR/STRs if there is no writeback to the base register (LDM that loads into the base register) or the base register is killed by one of the merged instructions. These cases are clear wins both in terms of instruction count and performance. Also add three new test cases, and update the existing ones accordingly. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@215729 91177308-0d34-0410-b5e6-96231b3b80d8
22 lines
705 B
LLVM
22 lines
705 B
LLVM
; RUN: llc -mtriple=thumbv6m-eabi -verify-machineinstrs %s -o - | FileCheck %s
|
|
target datalayout = "e-m:e-p:32:32-i1:8:32-i8:8:32-i16:16:32-i64:64-v128:64:128-a:0:32-n32-S64"
|
|
target triple = "thumbv6m-none--eabi"
|
|
|
|
%struct.S = type { i32, i32 }
|
|
|
|
@s = common global %struct.S zeroinitializer, align 4
|
|
|
|
define i32 @f() {
|
|
entry:
|
|
; CHECK-LABEL: f:
|
|
; CHECK: ldm r[[BASE:[0-9]]],
|
|
; CHECK-NEXT-NOT: subs r[[BASE]]
|
|
%0 = load i32* getelementptr inbounds (%struct.S* @s, i32 0, i32 0), align 4
|
|
%1 = load i32* getelementptr inbounds (%struct.S* @s, i32 0, i32 1), align 4
|
|
%cmp = icmp sgt i32 %0, %1
|
|
%2 = sub i32 0, %1
|
|
%cond.p = select i1 %cmp, i32 %1, i32 %2
|
|
%cond = add i32 %cond.p, %0
|
|
ret i32 %cond
|
|
}
|