mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-04 05:17:07 +00:00
59ee62d241
and MCSubtargetInfo. - Added methods to update subtarget features (used when targets automatically detect subtarget features or switch modes). - Teach X86Subtarget to update MCSubtargetInfo features bits since the MCSubtargetInfo layer can be shared with other modules. - These fixes .code 16 / .code 32 support since mode switch is updated in MCSubtargetInfo so MC code emitter can do the right thing. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134884 91177308-0d34-0410-b5e6-96231b3b80d8
97 lines
3.2 KiB
C++
97 lines
3.2 KiB
C++
//===-- MCSubtargetInfo.cpp - Subtarget Information -----------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
|
#include "llvm/MC/MCInstrItineraries.h"
|
|
#include "llvm/MC/SubtargetFeature.h"
|
|
#include "llvm/ADT/StringRef.h"
|
|
#include "llvm/ADT/Triple.h"
|
|
#include "llvm/Support/raw_ostream.h"
|
|
#include <algorithm>
|
|
|
|
using namespace llvm;
|
|
|
|
void
|
|
MCSubtargetInfo::InitMCSubtargetInfo(StringRef TT, StringRef CPU, StringRef FS,
|
|
const SubtargetFeatureKV *PF,
|
|
const SubtargetFeatureKV *PD,
|
|
const SubtargetInfoKV *PI,
|
|
const InstrStage *IS,
|
|
const unsigned *OC,
|
|
const unsigned *FP,
|
|
unsigned NF, unsigned NP) {
|
|
TargetTriple = TT;
|
|
ProcFeatures = PF;
|
|
ProcDesc = PD;
|
|
ProcItins = PI;
|
|
Stages = IS;
|
|
OperandCycles = OC;
|
|
ForwardingPathes = FP;
|
|
NumFeatures = NF;
|
|
NumProcs = NP;
|
|
|
|
SubtargetFeatures Features(FS);
|
|
FeatureBits = Features.getFeatureBits(CPU, ProcDesc, NumProcs,
|
|
ProcFeatures, NumFeatures);
|
|
}
|
|
|
|
|
|
/// ReInitMCSubtargetInfo - Change CPU (and optionally supplemented with
|
|
/// feature string) and recompute feature bits.
|
|
uint64_t MCSubtargetInfo::ReInitMCSubtargetInfo(StringRef CPU, StringRef FS) {
|
|
SubtargetFeatures Features(FS);
|
|
FeatureBits = Features.getFeatureBits(CPU, ProcDesc, NumProcs,
|
|
ProcFeatures, NumFeatures);
|
|
return FeatureBits;
|
|
}
|
|
|
|
/// ToggleFeature - Toggle a feature and returns the re-computed feature
|
|
/// bits. This version does not change the implied bits.
|
|
uint64_t MCSubtargetInfo::ToggleFeature(uint64_t FB) {
|
|
FeatureBits ^= FB;
|
|
return FeatureBits;
|
|
}
|
|
|
|
/// ToggleFeature - Toggle a feature and returns the re-computed feature
|
|
/// bits. This version will also change all implied bits.
|
|
uint64_t MCSubtargetInfo::ToggleFeature(StringRef FS) {
|
|
SubtargetFeatures Features;
|
|
FeatureBits = Features.ToggleFeature(FeatureBits, FS,
|
|
ProcFeatures, NumFeatures);
|
|
return FeatureBits;
|
|
}
|
|
|
|
|
|
InstrItineraryData
|
|
MCSubtargetInfo::getInstrItineraryForCPU(StringRef CPU) const {
|
|
assert(ProcItins && "Instruction itineraries information not available!");
|
|
|
|
#ifndef NDEBUG
|
|
for (size_t i = 1; i < NumProcs; i++) {
|
|
assert(strcmp(ProcItins[i - 1].Key, ProcItins[i].Key) < 0 &&
|
|
"Itineraries table is not sorted");
|
|
}
|
|
#endif
|
|
|
|
// Find entry
|
|
SubtargetInfoKV KV;
|
|
KV.Key = CPU.data();
|
|
const SubtargetInfoKV *Found =
|
|
std::lower_bound(ProcItins, ProcItins+NumProcs, KV);
|
|
if (Found == ProcItins+NumProcs || StringRef(Found->Key) != CPU) {
|
|
errs() << "'" << CPU
|
|
<< "' is not a recognized processor for this target"
|
|
<< " (ignoring processor)\n";
|
|
return InstrItineraryData();
|
|
}
|
|
|
|
return InstrItineraryData(Stages, OperandCycles, ForwardingPathes,
|
|
(InstrItinerary *)Found->Value);
|
|
}
|