Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-06 05:26:33 +00:00
Code Issues Projects Releases Wiki Activity
Files
b7b179ead9a5daff00a6ee1034be4dee2b5b462d
llvm-6502/test/CodeGen
History
Chris Lattner a9aa3523bf convert this to filecheck style and make it a test of darwin/PPC's
extremely elaborate pic/nopic stubs.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@75726 91177308-0d34-0410-b5e6-96231b3b80d8
2009-07-15 01:43:31 +00:00
..
Alpha
…
ARM
Remove a bogus assertion.
2009-07-10 00:23:48 +00:00
CBackend
Fix an erroneous check for isFNeg; the FNeg case is handled
2009-06-04 23:43:29 +00:00
CellSPU
Add some generic expansion logic for SMULO and UMULO. Fixes UMULO
2009-06-16 06:58:29 +00:00
CPP
…
Generic
remove tests for removed intrinsics.
2009-07-12 21:30:06 +00:00
IA64
…
Mips
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
MSP430
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
PowerPC
convert this to filecheck style and make it a test of darwin/PPC's
2009-07-15 01:43:31 +00:00
SPARC
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
Thumb
Smarter isel of ldrsb / ldrsh. Only make use of these when [r,r] address is feasible.
2009-07-11 07:08:13 +00:00
Thumb2
Fix detection of valid BFC immediates.
2009-07-14 00:57:56 +00:00
X86
convert to filecheck style, simplify RUN line, and add comment.
2009-07-14 19:49:11 +00:00
XCore
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
Powered by Gitea Version: 1.24.4 Page: 1284ms Template: 46ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API