Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-04 19:17:12 +00:00
Code Issues Projects Releases Wiki Activity
Files
b92cb1539f98578c6aba224cea9d1042fbc8f417
llvm-6502/lib/CodeGen/SelectionDAG
History
Evan Cheng 2c4f94363a Can't fold the bit_convert is the store is a truncating store.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36962 91177308-0d34-0410-b5e6-96231b3b80d8
2007-05-09 21:49:47 +00:00
..
CallingConvLower.cpp
add methods for analysis of call results and return nodes.
2007-02-28 07:09:40 +00:00
DAGCombiner.cpp
Can't fold the bit_convert is the store is a truncating store.
2007-05-09 21:49:47 +00:00
LegalizeDAG.cpp
Propagate alignment/volatility in two places.
2007-05-05 19:39:05 +00:00
Makefile
For PR780:
2006-07-26 16:18:00 +00:00
ScheduleDAG.cpp
Fix some VC++ warnings.
2007-03-20 20:43:18 +00:00
ScheduleDAGList.cpp
…
ScheduleDAGRRList.cpp
Fix a typo in a comment.
2007-04-26 19:40:56 +00:00
ScheduleDAGSimple.cpp
Removed tabs everywhere except autogenerated & external files. Add make
2007-04-16 18:10:23 +00:00
SelectionDAG.cpp
Be more careful about folding op(x, undef) when we have vector operands.
2007-04-25 00:00:45 +00:00
SelectionDAGISel.cpp
Do not assert, when case range split metric is zero and JTs are not allowed: just emit binary tree in this case. This
2007-05-09 20:07:08 +00:00
SelectionDAGPrinter.cpp
…
TargetLowering.cpp
Allow i/s to match (gv+c). This fixes CodeGen/PowerPC/2007-05-03-InlineAsm-S-Constraint.ll
2007-05-03 16:54:34 +00:00
Powered by Gitea Version: 1.24.6 Page: 1846ms Template: 67ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API