6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-23 02:32:11 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/XCore
History
Chad Rosier 5b3fca50a0 The getRegForInlineAsmConstraint function should only accept MVT value types. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184642 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-22 18:37:38 +00:00
..
Disassembler
Remove the Copied parameter from MemoryObject::readBytes.
2013-05-24 10:54:58 +00:00
InstPrinter
…
MCTargetDesc
…
TargetInfo
…
CMakeLists.txt
…
LLVMBuild.txt
…
Makefile
…
README.txt
…
XCore.h
…
XCore.td
…
XCoreAsmPrinter.cpp
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
XCoreCallingConv.td
…
XCoreFrameLowering.cpp
Removed unused variable, detected by gcc
2013-05-16 08:37:22 +00:00
XCoreFrameLowering.h
…
XCoreInstrFormats.td
…
XCoreInstrInfo.cpp
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
XCoreInstrInfo.h
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
XCoreInstrInfo.td
Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.
2013-05-24 22:23:49 +00:00
XCoreISelDAGToDAG.cpp
Access the TargetLoweringInfo from the TargetMachine object instead of caching it. The TLI may change between functions. No functionality change.
2013-06-19 21:36:55 +00:00
XCoreISelLowering.cpp
The getRegForInlineAsmConstraint function should only accept MVT value types.
2013-06-22 18:37:38 +00:00
XCoreISelLowering.h
The getRegForInlineAsmConstraint function should only accept MVT value types.
2013-06-22 18:37:38 +00:00
XCoreLowerThreadLocal.cpp
…
XCoreMachineFunctionInfo.cpp
…
XCoreMachineFunctionInfo.h
…
XCoreMCInstLower.cpp
…
XCoreMCInstLower.h
…
XCoreRegisterInfo.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 21:04:35 +00:00
XCoreRegisterInfo.h
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 21:04:35 +00:00
XCoreRegisterInfo.td
…
XCoreSelectionDAGInfo.cpp
…
XCoreSelectionDAGInfo.h
…
XCoreSubtarget.cpp
…
XCoreSubtarget.h
…
XCoreTargetMachine.cpp
…
XCoreTargetMachine.h
…
XCoreTargetObjectFile.cpp
…
XCoreTargetObjectFile.h
…

README.txt 

To-do
-----

* Instruction encodings
* Tailcalls
* Investigate loop alignment
* Add builtins