Jim Grosbach bb32f1d545 ARM: Tweak tADDrSP definition for consistent operand order. ...

Make the operand order of the instruction match that of the asm syntax.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155747 91177308-0d34-0410-b5e6-96231b3b80d8

2012-04-27 23:51:33 +00:00

..

Analysis

Reapply r155682, making constant folding more consistent, with a fix to work

2012-04-27 17:50:22 +00:00

Archive

Include cstdio in a few place that depended on getting it transitively through StringExtras.h

2012-03-23 11:35:30 +00:00

AsmParser

…

Bitcode

llvm::SwitchInst

2012-03-11 06:09:17 +00:00

CodeGen

Temporarily revert r155668: Fix the SD scheduler to avoid gluing.

2012-04-27 22:55:59 +00:00

DebugInfo

Fix a C++11 UDL conflict.

2012-04-04 20:33:56 +00:00

ExecutionEngine

Fix incorrect call of resolveRelocation() for ARM ELF stub relocations.

2012-04-17 20:10:16 +00:00

Linker

Add a flag to the struct type finder to collect only those types which have

2012-04-21 23:59:16 +00:00

MC

MC assembly parser handling for trailing comma in macro instantiation.

2012-04-16 21:18:49 +00:00

Object

Implement GDB integration for source level debugging of code JITed using

2012-04-16 22:12:58 +00:00

Support

[Support/YAMLParser] Fix ASan found bugs.

2012-04-27 21:12:20 +00:00

TableGen

Fix copy/paste-o.

2012-04-18 18:09:53 +00:00

Target

ARM: Tweak tADDrSP definition for consistent operand order.

2012-04-27 23:51:33 +00:00

Transforms

Don't vectorize target-specific types (ppc_fp128, x86_fp80, etc.).

2012-04-27 19:34:00 +00:00

VMCore

Reapply r155682, making constant folding more consistent, with a fix to work

2012-04-27 17:50:22 +00:00

CMakeLists.txt

…

LLVMBuild.txt

…

Makefile

…