Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-05 13:26:55 +00:00
Code Issues Projects Releases Wiki Activity
Files
c3fc12d59612af2272d9b1d20dc1ae802a331253
llvm-6502/test/MC
History
Rafael Espindola df600f8049 Handle X86::reloc_riprel_4byte in 32 bits mode.
We can get there with .code64.

Fixes pr22349.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@232651 91177308-0d34-0410-b5e6-96231b3b80d8
2015-03-18 17:33:40 +00:00
..
AArch64
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
2015-02-27 21:17:42 +00:00
ARM
[ARM] Add support for ARMV6K subtarget (LLVM)
2015-03-17 11:55:28 +00:00
AsmParser
Add support for .ifnes psuedo-op.
2015-03-18 14:20:54 +00:00
COFF
[opaque pointer type] Add textual IR support for explicit type parameter to gep operator
2015-03-13 18:20:45 +00:00
Disassembler
Add a bunch of CHECK missing colons in tests. NFC.
2015-03-14 01:43:57 +00:00
ELF
Handle X86::reloc_riprel_4byte in 32 bits mode.
2015-03-18 17:33:40 +00:00
Hexagon
…
MachO
[opaque pointer type] Add textual IR support for explicit type parameter to gep operator
2015-03-13 18:20:45 +00:00
Markup
…
Mips
[mips] [IAS] Add support for the XOR $reg,imm pseudo-instruction.
2015-03-17 13:17:44 +00:00
PowerPC
Add support for part-word atomics for PPC
2015-03-10 20:51:07 +00:00
R600
…
Sparc
…
SystemZ
[SystemZ] Support all TLS access models - MC part
2015-02-18 09:11:36 +00:00
X86
AVX-512: Added encoding tests for VPROR, VPROL instructions,
2015-03-12 07:28:41 +00:00
Powered by Gitea Version: 1.24.4 Page: 3968ms Template: 577ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API