llvm-6502/test/CodeGen/PowerPC/cttz.ll at cae8bc4504c32de1a1c37dc8568ad9a23f37ea02 - llvm-6502 - Applefritter: Git

6502/llvm-6502

mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-04 05:17:07 +00:00

Files

Hal Finkel 184f8f7c10 [PowerPC] Enable printing instructions using aliases

TableGen had been nicely generating code to print a number of instructions using
shorter aliases (and PowerPC has plenty of short mnemonics), but we were not
calling it. For some of the aliases we support in the parser, TableGen can't
infer the "inverse" alias relationship, so there is still more to do.

Thus, after some hours of updating test cases...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@235616 91177308-0d34-0410-b5e6-96231b3b80d8

2015-04-23 18:30:38 +00:00

14 lines

315 B

LLVM

Raw Blame History

 ; Make sure this testcase does not use ctpop
 ; RUN: llc < %s -march=ppc32 -mcpu=g5 | FileCheck %s
 declare i32 @llvm.cttz.i32(i32, i1)
 define i32 @bar(i32 %x) {
 entry:
 ; CHECK: @bar
 ; CHECK: cntlz
         %tmp.1 = call i32 @llvm.cttz.i32( i32 %x, i1 true )              ; <i32> [#uses=1]
         ret i32 %tmp.1
 }