Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-08 04:25:43 +00:00
Code Issues Projects Releases Wiki Activity
Files
cd799b99cb4a4d7e8f7de59fd9c936812193c9b7
llvm-6502/test/CodeGen
History
Evan Cheng cd799b99cb Mark some pattern-less instructions as neverHasSideEffects.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73252 91177308-0d34-0410-b5e6-96231b3b80d8
2009-06-12 20:46:18 +00:00
..
Alpha
Fix Alpha test and support for private linkage.
2009-01-15 21:51:46 +00:00
ARM
Mark some pattern-less instructions as neverHasSideEffects.
2009-06-12 20:46:18 +00:00
CBackend
Fix an erroneous check for isFNeg; the FNeg case is handled
2009-06-04 23:43:29 +00:00
CellSPU
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
CPP
Fix code emission for conditional branches.
2009-05-04 19:10:38 +00:00
Generic
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
IA64
Add the private linkage.
2009-01-15 20:18:42 +00:00
Mips
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
MSP430
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
PowerPC
PR3628: Add patterns to match SHL/SRL/SRA to the corresponding Altivec
2009-06-07 01:07:55 +00:00
SPARC
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
X86
Fix Bug 4278: X86-64 with -tailcallopt calling convention
2009-06-12 16:26:57 +00:00
XCore
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
Powered by Gitea Version: 1.24.4 Page: 1277ms Template: 114ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API