mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	This update was done with the following bash script:
  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			139 lines
		
	
	
		
			4.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			139 lines
		
	
	
		
			4.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; RUN: llc < %s -mtriple=armv7-apple-ios | FileCheck %s
 | 
						|
 | 
						|
@in = global float 0x400921FA00000000, align 4
 | 
						|
@iin = global i32 -1023, align 4
 | 
						|
@uin = global i32 1023, align 4
 | 
						|
 | 
						|
declare void @foo_int32x4_t(<4 x i32>)
 | 
						|
 | 
						|
; Test signed conversion.
 | 
						|
; CHECK: t1
 | 
						|
; CHECK-NOT: {{vdiv|vmul}}
 | 
						|
define void @t1() nounwind {
 | 
						|
entry:
 | 
						|
  %tmp = load i32* @iin, align 4
 | 
						|
  %vecinit.i = insertelement <2 x i32> undef, i32 %tmp, i32 0
 | 
						|
  %vecinit2.i = insertelement <2 x i32> %vecinit.i, i32 %tmp, i32 1
 | 
						|
  %vcvt.i = sitofp <2 x i32> %vecinit2.i to <2 x float>
 | 
						|
  %div.i = fdiv <2 x float> %vcvt.i, <float 8.000000e+00, float 8.000000e+00>
 | 
						|
  tail call void @foo_float32x2_t(<2 x float> %div.i) nounwind
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
declare void @foo_float32x2_t(<2 x float>)
 | 
						|
 | 
						|
; Test unsigned conversion.
 | 
						|
; CHECK: t2
 | 
						|
; CHECK-NOT: {{vdiv|vmul}}
 | 
						|
define void @t2() nounwind {
 | 
						|
entry:
 | 
						|
  %tmp = load i32* @uin, align 4
 | 
						|
  %vecinit.i = insertelement <2 x i32> undef, i32 %tmp, i32 0
 | 
						|
  %vecinit2.i = insertelement <2 x i32> %vecinit.i, i32 %tmp, i32 1
 | 
						|
  %vcvt.i = uitofp <2 x i32> %vecinit2.i to <2 x float>
 | 
						|
  %div.i = fdiv <2 x float> %vcvt.i, <float 8.000000e+00, float 8.000000e+00>
 | 
						|
  tail call void @foo_float32x2_t(<2 x float> %div.i) nounwind
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Test which should not fold due to non-power of 2.
 | 
						|
; CHECK: t3
 | 
						|
; CHECK: {{vdiv|vmul}}
 | 
						|
define void @t3() nounwind {
 | 
						|
entry:
 | 
						|
  %tmp = load i32* @iin, align 4
 | 
						|
  %vecinit.i = insertelement <2 x i32> undef, i32 %tmp, i32 0
 | 
						|
  %vecinit2.i = insertelement <2 x i32> %vecinit.i, i32 %tmp, i32 1
 | 
						|
  %vcvt.i = sitofp <2 x i32> %vecinit2.i to <2 x float>
 | 
						|
  %div.i = fdiv <2 x float> %vcvt.i, <float 0x401B333340000000, float 0x401B333340000000>
 | 
						|
  tail call void @foo_float32x2_t(<2 x float> %div.i) nounwind
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Test which should not fold due to power of 2 out of range.
 | 
						|
; CHECK: t4
 | 
						|
; CHECK: {{vdiv|vmul}}
 | 
						|
define void @t4() nounwind {
 | 
						|
entry:
 | 
						|
  %tmp = load i32* @iin, align 4
 | 
						|
  %vecinit.i = insertelement <2 x i32> undef, i32 %tmp, i32 0
 | 
						|
  %vecinit2.i = insertelement <2 x i32> %vecinit.i, i32 %tmp, i32 1
 | 
						|
  %vcvt.i = sitofp <2 x i32> %vecinit2.i to <2 x float>
 | 
						|
  %div.i = fdiv <2 x float> %vcvt.i, <float 0x4200000000000000, float 0x4200000000000000>
 | 
						|
  tail call void @foo_float32x2_t(<2 x float> %div.i) nounwind
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Test case where const is max power of 2 (i.e., 2^32).
 | 
						|
; CHECK: t5
 | 
						|
; CHECK-NOT: {{vdiv|vmul}}
 | 
						|
define void @t5() nounwind {
 | 
						|
entry:
 | 
						|
  %tmp = load i32* @iin, align 4
 | 
						|
  %vecinit.i = insertelement <2 x i32> undef, i32 %tmp, i32 0
 | 
						|
  %vecinit2.i = insertelement <2 x i32> %vecinit.i, i32 %tmp, i32 1
 | 
						|
  %vcvt.i = sitofp <2 x i32> %vecinit2.i to <2 x float>
 | 
						|
  %div.i = fdiv <2 x float> %vcvt.i, <float 0x41F0000000000000, float 0x41F0000000000000>
 | 
						|
  tail call void @foo_float32x2_t(<2 x float> %div.i) nounwind
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; Test quadword.
 | 
						|
; CHECK: t6
 | 
						|
; CHECK-NOT: {{vdiv|vmul}}
 | 
						|
define void @t6() nounwind {
 | 
						|
entry:
 | 
						|
  %tmp = load i32* @iin, align 4
 | 
						|
  %vecinit.i = insertelement <4 x i32> undef, i32 %tmp, i32 0
 | 
						|
  %vecinit2.i = insertelement <4 x i32> %vecinit.i, i32 %tmp, i32 1
 | 
						|
  %vecinit4.i = insertelement <4 x i32> %vecinit2.i, i32 %tmp, i32 2
 | 
						|
  %vecinit6.i = insertelement <4 x i32> %vecinit4.i, i32 %tmp, i32 3
 | 
						|
  %vcvt.i = sitofp <4 x i32> %vecinit6.i to <4 x float>
 | 
						|
  %div.i = fdiv <4 x float> %vcvt.i, <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>
 | 
						|
  tail call void @foo_float32x4_t(<4 x float> %div.i) nounwind
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
declare void @foo_float32x4_t(<4 x float>)
 | 
						|
 | 
						|
define <4 x float> @fix_unsigned_i16_to_float(<4 x i16> %in) {
 | 
						|
; CHECK-LABEL: fix_unsigned_i16_to_float:
 | 
						|
; CHECK: vmovl.u16 [[TMP:q[0-9]+]], {{d[0-9]+}}
 | 
						|
; CHECK: vcvt.f32.u32 {{q[0-9]+}}, [[TMP]], #1
 | 
						|
 | 
						|
    %conv = uitofp <4 x i16> %in to <4 x float>
 | 
						|
    %shift = fdiv <4 x float> %conv, <float 2.0, float 2.0, float 2.0, float 2.0>
 | 
						|
    ret <4 x float> %shift
 | 
						|
}
 | 
						|
 | 
						|
define <4 x float> @fix_signed_i16_to_float(<4 x i16> %in) {
 | 
						|
; CHECK-LABEL: fix_signed_i16_to_float:
 | 
						|
; CHECK: vmovl.s16 [[TMP:q[0-9]+]], {{d[0-9]+}}
 | 
						|
; CHECK: vcvt.f32.s32 {{q[0-9]+}}, [[TMP]], #1
 | 
						|
 | 
						|
    %conv = sitofp <4 x i16> %in to <4 x float>
 | 
						|
    %shift = fdiv <4 x float> %conv, <float 2.0, float 2.0, float 2.0, float 2.0>
 | 
						|
    ret <4 x float> %shift
 | 
						|
}
 | 
						|
 | 
						|
define <2 x float> @fix_i64_to_float(<2 x i64> %in) {
 | 
						|
; CHECK-LABEL: fix_i64_to_float:
 | 
						|
; CHECK: bl
 | 
						|
; CHECK: bl
 | 
						|
 | 
						|
    %conv = uitofp <2 x i64> %in to <2 x float>
 | 
						|
    %shift = fdiv <2 x float> %conv, <float 2.0, float 2.0>
 | 
						|
    ret <2 x float> %shift
 | 
						|
}
 | 
						|
 | 
						|
define <2 x double> @fix_i64_to_double(<2 x i64> %in) {
 | 
						|
; CHECK-LABEL: fix_i64_to_double:
 | 
						|
; CHECK: bl
 | 
						|
; CHECK: bl
 | 
						|
 | 
						|
    %conv = uitofp <2 x i64> %in to <2 x double>
 | 
						|
    %shift = fdiv <2 x double> %conv, <double 2.0, double 2.0>
 | 
						|
    ret <2 x double> %shift
 | 
						|
}
 | 
						|
 |