6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-27 13:30:05 +00:00
Code Issues Projects Releases Wiki Activity
d4daf1762d
llvm-6502/test/MC/Mips/mips4
History
Matheus Almeida e4439438f6 [mips] Use TwoOperandAliasConstraint for shift instructions. 
This enables TableGen to generate an additional two operand
matcher for our shift_rotate_imm and shift_rotate_reg class of instructions.

The tests were also updated so that they include now encoding information
for all affected instructions.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@206398 91177308-0d34-0410-b5e6-96231b3b80d8
2014-04-16 16:28:59 +00:00
..
invalid-mips64-xfail.s [mips] Add negative tests confirm that supported ISA's don't allow instructions added in later ISA's 2014-04-03 14:14:22 +00:00
invalid-mips64.s [mips] Add negative tests confirm that supported ISA's don't allow instructions added in later ISA's 2014-04-03 14:14:22 +00:00
invalid-mips64r2-xfail.s [mips] Add negative tests confirm that supported ISA's don't allow instructions added in later ISA's 2014-04-03 14:14:22 +00:00
invalid-mips64r2.s [mips] Add negative tests confirm that supported ISA's don't allow instructions added in later ISA's 2014-04-03 14:14:22 +00:00
valid-xfail.s [mips] Switch the MIPS-III and MIPS-IV assembler tests to use -mcpu=mips4. 2014-04-10 13:16:49 +00:00
valid.s [mips] Use TwoOperandAliasConstraint for shift instructions. 2014-04-16 16:28:59 +00:00