mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	really does need to be a vector type, because TargetLowering::getOperationAction for SIGN_EXTEND_INREG uses that type, and it needs to be able to distinguish between vectors and scalars. Also, fix some more issues with legalization of vector casts. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@93043 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			49 lines
		
	
	
		
			1.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			49 lines
		
	
	
		
			1.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -march=x86-64 
 | |
| ; RUN: llc < %s -march=x86-64 -disable-mmx
 | |
| 
 | |
| define <8 x i32> @a(<8 x i16> %a) nounwind {
 | |
|   %c = sext <8 x i16> %a to <8 x i32>
 | |
|   ret <8 x i32> %c
 | |
| }
 | |
| 
 | |
| define <3 x i32> @b(<3 x i16> %a) nounwind {
 | |
|   %c = sext <3 x i16> %a to <3 x i32>
 | |
|   ret <3 x i32> %c
 | |
| }
 | |
| 
 | |
| define <1 x i32> @c(<1 x i16> %a) nounwind {
 | |
|   %c = sext <1 x i16> %a to <1 x i32>
 | |
|   ret <1 x i32> %c
 | |
| }
 | |
| 
 | |
| define <8 x i32> @d(<8 x i16> %a) nounwind {
 | |
|   %c = zext <8 x i16> %a to <8 x i32>
 | |
|   ret <8 x i32> %c
 | |
| }
 | |
| 
 | |
| define <3 x i32> @e(<3 x i16> %a) nounwind {
 | |
|   %c = zext <3 x i16> %a to <3 x i32>
 | |
|   ret <3 x i32> %c
 | |
| }
 | |
| 
 | |
| define <1 x i32> @f(<1 x i16> %a) nounwind {
 | |
|   %c = zext <1 x i16> %a to <1 x i32>
 | |
|   ret <1 x i32> %c
 | |
| }
 | |
| 
 | |
| ; TODO: Legalize doesn't yet handle this.
 | |
| ;define <8 x i16> @g(<8 x i32> %a) nounwind {
 | |
| ;  %c = trunc <8 x i32> %a to <8 x i16>
 | |
| ;  ret <8 x i16> %c
 | |
| ;}
 | |
| 
 | |
| define <3 x i16> @h(<3 x i32> %a) nounwind {
 | |
|   %c = trunc <3 x i32> %a to <3 x i16>
 | |
|   ret <3 x i16> %c
 | |
| }
 | |
| 
 | |
| define <1 x i16> @i(<1 x i32> %a) nounwind {
 | |
|   %c = trunc <1 x i32> %a to <1 x i16>
 | |
|   ret <1 x i16> %c
 | |
| }
 |