mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-28 19:31:58 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
60 lines
2.0 KiB
LLVM
60 lines
2.0 KiB
LLVM
; RUN: llc -mtriple=arm-eabi -float-abi=soft -mattr=+neon %s -o - | FileCheck %s
|
|
; RUN: llc -mtriple=arm-eabi -float-abi=soft -mcpu=swift %s -o - | FileCheck %s --check-prefix=SWIFT
|
|
|
|
; CHECK: t1
|
|
; CHECK: vld1.64
|
|
; CHECK: vld1.64
|
|
; CHECK: vadd.i64 q
|
|
; CHECK: vst1.64
|
|
; SWIFT: t1
|
|
; SWIFT: vld1.64 {{.d[0-9]+, d[0-9]+}, \[r[0-9]+:128\]}}
|
|
; SWIFT: vld1.64 {{.d[0-9]+, d[0-9]+}, \[r[0-9]+:128\]}}
|
|
; SWIFT: vadd.i64 q
|
|
; SWIFT: vst1.64 {{.d[0-9]+, d[0-9]+}, \[r[0-9]+:128\]}}
|
|
define void @t1(<4 x i32>* %r, <2 x i64>* %a, <2 x i64>* %b) nounwind {
|
|
entry:
|
|
%0 = load <2 x i64>, <2 x i64>* %a, align 16 ; <<2 x i64>> [#uses=1]
|
|
%1 = load <2 x i64>, <2 x i64>* %b, align 16 ; <<2 x i64>> [#uses=1]
|
|
%2 = add <2 x i64> %0, %1 ; <<2 x i64>> [#uses=1]
|
|
%3 = bitcast <2 x i64> %2 to <4 x i32> ; <<4 x i32>> [#uses=1]
|
|
store <4 x i32> %3, <4 x i32>* %r, align 16
|
|
ret void
|
|
}
|
|
|
|
; CHECK: t2
|
|
; CHECK: vld1.64
|
|
; CHECK: vld1.64
|
|
; CHECK: vsub.i64 q
|
|
; CHECK: vmov r0, r1, d
|
|
; CHECK: vmov r2, r3, d
|
|
; SWIFT: t2
|
|
; SWIFT: vld1.64 {{.d[0-9]+, d[0-9]+}, \[r[0-9]+:128\]}}
|
|
; SWIFT: vld1.64 {{.d[0-9]+, d[0-9]+}, \[r[0-9]+:128\]}}
|
|
; SWIFT: vsub.i64 q
|
|
; SWIFT: vmov r0, r1, d
|
|
; SWIFT: vmov r2, r3, d
|
|
define <4 x i32> @t2(<2 x i64>* %a, <2 x i64>* %b) nounwind readonly {
|
|
entry:
|
|
%0 = load <2 x i64>, <2 x i64>* %a, align 16 ; <<2 x i64>> [#uses=1]
|
|
%1 = load <2 x i64>, <2 x i64>* %b, align 16 ; <<2 x i64>> [#uses=1]
|
|
%2 = sub <2 x i64> %0, %1 ; <<2 x i64>> [#uses=1]
|
|
%3 = bitcast <2 x i64> %2 to <4 x i32> ; <<4 x i32>> [#uses=1]
|
|
ret <4 x i32> %3
|
|
}
|
|
|
|
; Limited alignment.
|
|
; SWIFT: t3
|
|
; SWIFT: vld1.64 {{.d[0-9]+, d[0-9]+}, \[r[0-9]+}}
|
|
; SWIFT: vld1.64 {{.d[0-9]+, d[0-9]+}, \[r[0-9]+}}
|
|
; SWIFT: vadd.i64 q
|
|
; SWIFT: vst1.64 {{.d[0-9]+, d[0-9]+}, \[r[0-9]+}}
|
|
define void @t3(<4 x i32>* %r, <2 x i64>* %a, <2 x i64>* %b) nounwind {
|
|
entry:
|
|
%0 = load <2 x i64>, <2 x i64>* %a, align 8
|
|
%1 = load <2 x i64>, <2 x i64>* %b, align 8
|
|
%2 = add <2 x i64> %0, %1
|
|
%3 = bitcast <2 x i64> %2 to <4 x i32>
|
|
store <4 x i32> %3, <4 x i32>* %r, align 8
|
|
ret void
|
|
}
|