David Woodhouse db9fa461d7 [x86] Allow segment and address-size overrides for LODS[BWLQ] (PR9385) ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@199803 91177308-0d34-0410-b5e6-96231b3b80d8

2014-01-22 15:08:08 +00:00

..

AlignedBundling

[tests] Cleanup initialization of test suffixes.

2013-08-16 00:37:11 +00:00

3DNow.s

…

2011-09-06-NoNewline.s

…

address-size.s

[x86] Add basic support for .code16

2014-01-06 04:55:54 +00:00

avx512-encodings.s

Add XOP disassembler support. Fixes PR13933.

2013-10-03 05:17:48 +00:00

cfi_def_cfa-crash.s

X86: Assembly files with .cfi_cfa_def shouldn't hit llvm_unreachable()

2013-11-08 22:33:06 +00:00

fde-reloc.s

…

gnux32-dwarf-gen.s

…

index-operations.s

[x86] Allow segment and address-size overrides for LODS[BWLQ] (PR9385)

2014-01-22 15:08:08 +00:00

intel-syntax-2.s

…

intel-syntax-avx512.s

Teach X86 asm parser to understand 'ZMMWORD PTR' in Intel syntax.

2014-01-17 07:37:39 +00:00

intel-syntax-bitwise-ops.s

Update the X86 assembler for .intel_syntax to accept

2014-01-15 19:05:24 +00:00

intel-syntax-directional-label.s

Un-revert: the buildbot failure in LLVM on lld-x86_64-win7 had me with

2013-12-19 23:16:14 +00:00

intel-syntax-encoding.s

…

intel-syntax-hex.s

…

intel-syntax.s

Teach x86 asm parser to handle 'opaque ptr' in Intel syntax.

2014-01-17 07:44:10 +00:00

lit.local.cfg

[tests] Cleanup initialization of test suffixes.

2013-08-16 00:37:11 +00:00

padlock.s

…

relax-insn.s

[x86] Do not relax PUSHi16 to PUSHi32 (PR18414)

2014-01-08 12:58:32 +00:00

ret.s

[x86] Support i386-*-*-code16 triple for emitting 16-bit code

2014-01-20 12:02:25 +00:00

shuffle-comments.s

…

stackmap-nops.ll

Grow the stackmap/patchpoint format to hold 64-bit IDs.

2013-12-13 18:37:10 +00:00

x86_64-avx-clmul-encoding.s

…

x86_64-avx-encoding.s

Allow pinsrw/pinsrb/pextrb/pextrw/movmskps/movmskpd/pmovmskb/extractps instructions to parse either GR32 or GR64 without resorting to duplicating instructions.

2013-10-14 04:55:01 +00:00

x86_64-bmi-encoding.s

…

x86_64-encoding.s

Allow pinsrw/pinsrb/pextrb/pextrw/movmskps/movmskpd/pmovmskb/extractps instructions to parse either GR32 or GR64 without resorting to duplicating instructions.

2013-10-14 04:55:01 +00:00

x86_64-fma3-encoding.s

…

x86_64-fma4-encoding.s

…

x86_64-hle-encoding.s

Add support for encoding the HLE XACQUIRE and XRELEASE prefixes.

2013-06-18 17:08:10 +00:00

x86_64-imm-widths.s

…

x86_64-rand-encoding.s

…

x86_64-rtm-encoding.s

…

x86_64-sse4a.s

…

x86_64-tbm-encoding.s

Adding intrinsics to the llvm backend for TBM instruction set.

2013-09-27 18:38:42 +00:00

x86_64-xop-encoding.s

…

x86_directives.s

…

x86_errors.s

[x86] Make AsmParser validate registers for memory operands a bit better

2014-01-08 12:58:28 +00:00

x86_long_nop.s

…

x86_nop.s

Use -triple to fix the test on non-ELF hosts.

2013-11-25 20:46:18 +00:00

x86_operands.s

…

x86-16.s

[x86] Allow segment and address-size overrides for LODS[BWLQ] (PR9385)

2014-01-22 15:08:08 +00:00

x86-32-avx.s

…

x86-32-coverage.s

Add test cases for the various instruction alias and Intel syntax fixes that have gone in lately.

2013-07-26 05:39:33 +00:00

x86-32-fma3.s

…

x86-32-ms-inline-asm.s

…

x86-32.s

[x86] Allow segment and address-size overrides for LODS[BWLQ] (PR9385)

2014-01-22 15:08:08 +00:00

x86-64.s

[x86] Allow segment and address-size overrides for LODS[BWLQ] (PR9385)

2014-01-22 15:08:08 +00:00

x86-target-directives.s

correct target directive handling error handling

2014-01-13 01:15:39 +00:00