mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	rdar://11056591 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@152846 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			81 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			81 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -march=arm -mcpu=cortex-a8 -mattr=+vfp2 -enable-unsafe-fp-math | FileCheck %s
 | |
| ; rdar://7461510
 | |
| ; rdar://10964603
 | |
| 
 | |
| ; Disable this optimization unless we know one of them is zero.
 | |
| define arm_apcscc i32 @t1(float* %a, float* %b) nounwind {
 | |
| entry:
 | |
| ; CHECK: t1:
 | |
| ; CHECK: vldr [[S0:s[0-9]+]],
 | |
| ; CHECK: vldr [[S1:s[0-9]+]],
 | |
| ; CHECK: vcmpe.f32 [[S1]], [[S0]]
 | |
| ; CHECK: vmrs APSR_nzcv, fpscr
 | |
| ; CHECK: beq
 | |
|   %0 = load float* %a
 | |
|   %1 = load float* %b
 | |
|   %2 = fcmp une float %0, %1
 | |
|   br i1 %2, label %bb1, label %bb2
 | |
| 
 | |
| bb1:
 | |
|   %3 = call i32 @bar()
 | |
|   ret i32 %3
 | |
| 
 | |
| bb2:
 | |
|   %4 = call i32 @foo()
 | |
|   ret i32 %4
 | |
| }
 | |
| 
 | |
| ; If one side is zero, the other size sign bit is masked off to allow
 | |
| ; +0.0 == -0.0
 | |
| define arm_apcscc i32 @t2(double* %a, double* %b) nounwind {
 | |
| entry:
 | |
| ; CHECK: t2:
 | |
| ; CHECK-NOT: vldr
 | |
| ; CHECK: ldr [[REG1:(r[0-9]+)]], [r0]
 | |
| ; CHECK: ldr [[REG2:(r[0-9]+)]], [r0, #4]
 | |
| ; CHECK-NOT: b LBB
 | |
| ; CHECK: cmp [[REG1]], #0
 | |
| ; CHECK: bfc [[REG2]], #31, #1
 | |
| ; CHECK: cmpeq [[REG2]], #0
 | |
| ; CHECK-NOT: vcmpe.f32
 | |
| ; CHECK-NOT: vmrs
 | |
| ; CHECK: bne
 | |
|   %0 = load double* %a
 | |
|   %1 = fcmp oeq double %0, 0.000000e+00
 | |
|   br i1 %1, label %bb1, label %bb2
 | |
| 
 | |
| bb1:
 | |
|   %2 = call i32 @bar()
 | |
|   ret i32 %2
 | |
| 
 | |
| bb2:
 | |
|   %3 = call i32 @foo()
 | |
|   ret i32 %3
 | |
| }
 | |
| 
 | |
| define arm_apcscc i32 @t3(float* %a, float* %b) nounwind {
 | |
| entry:
 | |
| ; CHECK: t3:
 | |
| ; CHECK-NOT: vldr
 | |
| ; CHECK: ldr [[REG3:(r[0-9]+)]], [r0]
 | |
| ; CHECK: mvn [[REG4:(r[0-9]+)]], #-2147483648
 | |
| ; CHECK: tst [[REG3]], [[REG4]]
 | |
| ; CHECK-NOT: vcmpe.f32
 | |
| ; CHECK-NOT: vmrs
 | |
| ; CHECK: bne
 | |
|   %0 = load float* %a
 | |
|   %1 = fcmp oeq float %0, 0.000000e+00
 | |
|   br i1 %1, label %bb1, label %bb2
 | |
| 
 | |
| bb1:
 | |
|   %2 = call i32 @bar()
 | |
|   ret i32 %2
 | |
| 
 | |
| bb2:
 | |
|   %3 = call i32 @foo()
 | |
|   ret i32 %3
 | |
| }
 | |
| 
 | |
| declare i32 @bar()
 | |
| declare i32 @foo()
 |