mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	Actually, mostly only those in the top-level directory that already had a "virtual" attached. But it's the thought that counts and it's been a long day. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205131 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			70 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			70 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
| //===-- ARM64TargetMachine.h - Define TargetMachine for ARM64 ---*- C++ -*-===//
 | |
| //
 | |
| //                     The LLVM Compiler Infrastructure
 | |
| //
 | |
| // This file is distributed under the University of Illinois Open Source
 | |
| // License. See LICENSE.TXT for details.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| //
 | |
| // This file declares the ARM64 specific subclass of TargetMachine.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| 
 | |
| #ifndef ARM64TARGETMACHINE_H
 | |
| #define ARM64TARGETMACHINE_H
 | |
| 
 | |
| #include "ARM64InstrInfo.h"
 | |
| #include "ARM64ISelLowering.h"
 | |
| #include "ARM64Subtarget.h"
 | |
| #include "ARM64FrameLowering.h"
 | |
| #include "ARM64SelectionDAGInfo.h"
 | |
| #include "llvm/IR/DataLayout.h"
 | |
| #include "llvm/Target/TargetMachine.h"
 | |
| #include "llvm/MC/MCStreamer.h"
 | |
| 
 | |
| namespace llvm {
 | |
| 
 | |
| class ARM64TargetMachine : public LLVMTargetMachine {
 | |
| protected:
 | |
|   ARM64Subtarget Subtarget;
 | |
| 
 | |
| private:
 | |
|   const DataLayout DL;
 | |
|   ARM64InstrInfo InstrInfo;
 | |
|   ARM64TargetLowering TLInfo;
 | |
|   ARM64FrameLowering FrameLowering;
 | |
|   ARM64SelectionDAGInfo TSInfo;
 | |
| 
 | |
| public:
 | |
|   ARM64TargetMachine(const Target &T, StringRef TT, StringRef CPU, StringRef FS,
 | |
|                      const TargetOptions &Options, Reloc::Model RM,
 | |
|                      CodeModel::Model CM, CodeGenOpt::Level OL);
 | |
| 
 | |
|   const ARM64Subtarget *getSubtargetImpl() const override { return &Subtarget; }
 | |
|   const ARM64TargetLowering *getTargetLowering() const override {
 | |
|     return &TLInfo;
 | |
|   }
 | |
|   const DataLayout *getDataLayout() const override { return &DL; }
 | |
|   const ARM64FrameLowering *getFrameLowering() const override {
 | |
|     return &FrameLowering;
 | |
|   }
 | |
|   const ARM64InstrInfo *getInstrInfo() const override { return &InstrInfo; }
 | |
|   const ARM64RegisterInfo *getRegisterInfo() const override {
 | |
|     return &InstrInfo.getRegisterInfo();
 | |
|   }
 | |
|   const ARM64SelectionDAGInfo *getSelectionDAGInfo() const override {
 | |
|     return &TSInfo;
 | |
|   }
 | |
| 
 | |
|   // Pass Pipeline Configuration
 | |
|   TargetPassConfig *createPassConfig(PassManagerBase &PM) override;
 | |
| 
 | |
|   /// \brief Register ARM64 analysis passes with a pass manager.
 | |
|   void addAnalysisPasses(PassManagerBase &PM) override;
 | |
| };
 | |
| 
 | |
| } // end namespace llvm
 | |
| 
 | |
| #endif
 |