mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	Move EmitTargetCodeForMemcpy, EmitTargetCodeForMemset, and EmitTargetCodeForMemmove out of TargetLowering and into SelectionDAGInfo to exercise this. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@103481 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			68 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			68 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
//===-- SparcTargetMachine.cpp - Define TargetMachine for Sparc -----------===//
 | 
						|
//
 | 
						|
//                     The LLVM Compiler Infrastructure
 | 
						|
//
 | 
						|
// This file is distributed under the University of Illinois Open Source
 | 
						|
// License. See LICENSE.TXT for details.
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
//
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
 | 
						|
#include "SparcMCAsmInfo.h"
 | 
						|
#include "SparcTargetMachine.h"
 | 
						|
#include "Sparc.h"
 | 
						|
#include "llvm/PassManager.h"
 | 
						|
#include "llvm/Target/TargetRegistry.h"
 | 
						|
using namespace llvm;
 | 
						|
 | 
						|
extern "C" void LLVMInitializeSparcTarget() {
 | 
						|
  // Register the target.
 | 
						|
  RegisterTargetMachine<SparcV8TargetMachine> X(TheSparcTarget);
 | 
						|
  RegisterTargetMachine<SparcV9TargetMachine> Y(TheSparcV9Target);
 | 
						|
 | 
						|
  RegisterAsmInfo<SparcELFMCAsmInfo> A(TheSparcTarget);
 | 
						|
  RegisterAsmInfo<SparcELFMCAsmInfo> B(TheSparcV9Target);
 | 
						|
 | 
						|
}
 | 
						|
 | 
						|
/// SparcTargetMachine ctor - Create an ILP32 architecture model
 | 
						|
///
 | 
						|
SparcTargetMachine::SparcTargetMachine(const Target &T, const std::string &TT, 
 | 
						|
                                       const std::string &FS, bool is64bit)
 | 
						|
  : LLVMTargetMachine(T, TT),
 | 
						|
    Subtarget(TT, FS, is64bit),
 | 
						|
    DataLayout(Subtarget.getDataLayout()),
 | 
						|
     TLInfo(*this), TSInfo(*this), InstrInfo(Subtarget),
 | 
						|
    FrameInfo(TargetFrameInfo::StackGrowsDown, 8, 0) {
 | 
						|
}
 | 
						|
 | 
						|
bool SparcTargetMachine::addInstSelector(PassManagerBase &PM,
 | 
						|
                                         CodeGenOpt::Level OptLevel) {
 | 
						|
  PM.add(createSparcISelDag(*this));
 | 
						|
  return false;
 | 
						|
}
 | 
						|
 | 
						|
/// addPreEmitPass - This pass may be implemented by targets that want to run
 | 
						|
/// passes immediately before machine code is emitted.  This should return
 | 
						|
/// true if -print-machineinstrs should print out the code after the passes.
 | 
						|
bool SparcTargetMachine::addPreEmitPass(PassManagerBase &PM,
 | 
						|
                                        CodeGenOpt::Level OptLevel){
 | 
						|
  PM.add(createSparcFPMoverPass(*this));
 | 
						|
  PM.add(createSparcDelaySlotFillerPass(*this));
 | 
						|
  return true;
 | 
						|
}
 | 
						|
 | 
						|
SparcV8TargetMachine::SparcV8TargetMachine(const Target &T,
 | 
						|
                                           const std::string &TT, 
 | 
						|
                                           const std::string &FS)
 | 
						|
  : SparcTargetMachine(T, TT, FS, false) {
 | 
						|
}
 | 
						|
 | 
						|
SparcV9TargetMachine::SparcV9TargetMachine(const Target &T, 
 | 
						|
                                           const std::string &TT, 
 | 
						|
                                           const std::string &FS)
 | 
						|
  : SparcTargetMachine(T, TT, FS, true) {
 | 
						|
}
 |