mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	r225135 added the ability to materialize i64 constants using rotations in order to reduce the instruction count. Sometimes we can use a rotation only with some extra masking, so that we take advantage of the fact that generating a bunch of extra higher-order 1 bits is easy using li/lis. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225147 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			85 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			85 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc -mcpu=ppc64 < %s | FileCheck %s
 | |
| target datalayout = "E-m:e-i64:64-n32:64"
 | |
| target triple = "powerpc64-unknown-linux-gnu"
 | |
| 
 | |
| ; Function Attrs: nounwind readnone
 | |
| define i64 @cn1() #0 {
 | |
| entry:
 | |
|   ret i64 281474976710655
 | |
| 
 | |
| ; CHECK-LABEL: @cn1
 | |
| ; CHECK: lis [[REG1:[0-9]+]], -1
 | |
| ; CHECK: rldicr 3, [[REG1]], 48, 63
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| ; Function Attrs: nounwind readnone
 | |
| define i64 @cnb() #0 {
 | |
| entry:
 | |
|   ret i64 281474976710575
 | |
| 
 | |
| ; CHECK-LABEL: @cnb
 | |
| ; CHECK: lis [[REG1:[0-9]+]], -81
 | |
| ; CHECK: rldicr 3, [[REG1]], 48, 63
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| ; Function Attrs: nounwind readnone
 | |
| define i64 @f2(i64 %x) #0 {
 | |
| entry:
 | |
|   ret i64 -68719476736
 | |
| 
 | |
| ; CHECK-LABEL: @f2
 | |
| ; CHECK: li [[REG1:[0-9]+]], -1
 | |
| ; CHECK: sldi 3, [[REG1]], 36
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| ; Function Attrs: nounwind readnone
 | |
| define i64 @f2a(i64 %x) #0 {
 | |
| entry:
 | |
|   ret i64 -361850994688
 | |
| 
 | |
| ; CHECK-LABEL: @f2a
 | |
| ; CHECK: li [[REG1:[0-9]+]], -337
 | |
| ; CHECK: sldi 3, [[REG1]], 30
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| ; Function Attrs: nounwind readnone
 | |
| define i64 @f2n(i64 %x) #0 {
 | |
| entry:
 | |
|   ret i64 68719476735
 | |
| 
 | |
| ; CHECK-LABEL: @f2n
 | |
| ; CHECK: lis [[REG1:[0-9]+]], -4096
 | |
| ; CHECK: rldicr 3, [[REG1]], 36, 63
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| ; Function Attrs: nounwind readnone
 | |
| define i64 @f3(i64 %x) #0 {
 | |
| entry:
 | |
|   ret i64 8589934591
 | |
| 
 | |
| ; CHECK-LABEL: @f3
 | |
| ; CHECK: lis [[REG1:[0-9]+]], -32768
 | |
| ; CHECK: rldicr 3, [[REG1]], 33, 63
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| ; Function Attrs: nounwind readnone
 | |
| define i64 @cn2n() #0 {
 | |
| entry:
 | |
|   ret i64 -1407374887747585
 | |
| 
 | |
| ; CHECK-LABEL: @cn2n
 | |
| ; CHECK: lis [[REG1:[0-9]+]], -5121
 | |
| ; CHECK: ori [[REG2:[0-9]+]], [[REG1]], 65534
 | |
| ; CHECK: rldicr 3, [[REG2]], 22, 63
 | |
| ; CHECK: blr
 | |
| }
 | |
| 
 | |
| attributes #0 = { nounwind readnone }
 | |
| 
 |