mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-10-30 16:17:05 +00:00
1c4b6de5ed
When enabling PPC64LE, I disabled some optimizations of BUILD_VECTOR nodes for little endian because wrong results were produced. I've subsequently investigated and found this is due to a call to BuildVectorSDNode::isConstantSplat that was always specifying big-endian. With this changed to correctly identify the target endianness, the optimizations work as expected. I found another case of a call to the same method with big-endian hardcoded, in PPC::isAllNegativeZeroVector(). I discovered this was an orphaned method with no callers, so I've just removed it. The existing test/CodeGen/PowerPC/vec_constants.ll checks these optimizations, so for testing I've just added a variant for little endian. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@234011 91177308-0d34-0410-b5e6-96231b3b80d8
85 lines
2.6 KiB
LLVM
85 lines
2.6 KiB
LLVM
; RUN: llc -O0 -mcpu=pwr7 -mtriple=powerpc64-unknown-linux-gnu < %s | FileCheck %s
|
|
; RUN: llc -O0 -mcpu=pwr7 -mtriple=powerpc64le-unknown-linux-gnu < %s | FileCheck %s
|
|
|
|
define void @test1(<4 x i32>* %P1, <4 x i32>* %P2, <4 x float>* %P3) nounwind {
|
|
%tmp = load <4 x i32>, <4 x i32>* %P1 ; <<4 x i32>> [#uses=1]
|
|
%tmp4 = and <4 x i32> %tmp, < i32 -2147483648, i32 -2147483648, i32 -2147483648, i32 -2147483648 > ; <<4 x i32>> [#uses=1]
|
|
store <4 x i32> %tmp4, <4 x i32>* %P1
|
|
%tmp7 = load <4 x i32>, <4 x i32>* %P2 ; <<4 x i32>> [#uses=1]
|
|
%tmp9 = and <4 x i32> %tmp7, < i32 2147483647, i32 2147483647, i32 2147483647, i32 2147483647 > ; <<4 x i32>> [#uses=1]
|
|
store <4 x i32> %tmp9, <4 x i32>* %P2
|
|
%tmp.upgrd.1 = load <4 x float>, <4 x float>* %P3 ; <<4 x float>> [#uses=1]
|
|
%tmp11 = bitcast <4 x float> %tmp.upgrd.1 to <4 x i32> ; <<4 x i32>> [#uses=1]
|
|
%tmp12 = and <4 x i32> %tmp11, < i32 2147483647, i32 2147483647, i32 2147483647, i32 2147483647 > ; <<4 x i32>> [#uses=1]
|
|
%tmp13 = bitcast <4 x i32> %tmp12 to <4 x float> ; <<4 x float>> [#uses=1]
|
|
store <4 x float> %tmp13, <4 x float>* %P3
|
|
ret void
|
|
|
|
; CHECK-LABEL: test1:
|
|
; CHECK-NOT: CPI
|
|
}
|
|
|
|
define <4 x i32> @test_30() nounwind {
|
|
ret <4 x i32> < i32 30, i32 30, i32 30, i32 30 >
|
|
|
|
; CHECK-LABEL: test_30:
|
|
; CHECK: vspltisw
|
|
; CHECK-NEXT: vadduwm
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
define <4 x i32> @test_29() nounwind {
|
|
ret <4 x i32> < i32 29, i32 29, i32 29, i32 29 >
|
|
|
|
; CHECK-LABEL: test_29:
|
|
; CHECK: vspltisw
|
|
; CHECK-NEXT: vspltisw
|
|
; CHECK-NEXT: vsubuwm
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
define <8 x i16> @test_n30() nounwind {
|
|
ret <8 x i16> < i16 -30, i16 -30, i16 -30, i16 -30, i16 -30, i16 -30, i16 -30, i16 -30 >
|
|
|
|
; CHECK-LABEL: test_n30:
|
|
; CHECK: vspltish
|
|
; CHECK-NEXT: vadduhm
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
define <16 x i8> @test_n104() nounwind {
|
|
ret <16 x i8> < i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104, i8 -104 >
|
|
|
|
; CHECK-LABEL: test_n104:
|
|
; CHECK: vspltisb
|
|
; CHECK-NEXT: vslb
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
define <4 x i32> @test_vsldoi() nounwind {
|
|
ret <4 x i32> < i32 512, i32 512, i32 512, i32 512 >
|
|
|
|
; CHECK-LABEL: test_vsldoi:
|
|
; CHECK: vspltisw
|
|
; CHECK-NEXT: vsldoi
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
define <8 x i16> @test_vsldoi_65023() nounwind {
|
|
ret <8 x i16> < i16 65023, i16 65023,i16 65023,i16 65023,i16 65023,i16 65023,i16 65023,i16 65023 >
|
|
|
|
; CHECK-LABEL: test_vsldoi_65023:
|
|
; CHECK: vspltish
|
|
; CHECK-NEXT: vsldoi
|
|
; CHECK-NEXT: blr
|
|
}
|
|
|
|
define <4 x i32> @test_rol() nounwind {
|
|
ret <4 x i32> < i32 -11534337, i32 -11534337, i32 -11534337, i32 -11534337 >
|
|
|
|
; CHECK-LABEL: test_rol:
|
|
; CHECK: vspltisw
|
|
; CHECK-NEXT: vrlw
|
|
; CHECK-NEXT: blr
|
|
}
|